Patent | Date |
---|
Method and apparatus to provide secure application execution Grant 10,885,202 - McKeen , et al. January 5, 2 | 2021-01-05 |
Method And Apparatus To Provide Secure Application Execution App 20190087586 - McKEEN; Francis X. ;   et al. | 2019-03-21 |
Method and apparatus to provide secure application execution Grant 10,102,380 - McKeen , et al. October 16, 2 | 2018-10-16 |
Method and apparatus to provide secure application execution Grant 9,087,200 - McKeen , et al. July 21, 2 | 2015-07-21 |
Context state management for processor feature sets Grant 8,631,261 - Van Dyke , et al. January 14, 2 | 2014-01-14 |
Context State Management For Processor Feature Sets App 20130219154 - Van Dyke; Don A. ;   et al. | 2013-08-22 |
Method And Apparatus To Provide Secure Application Execution App 20130198853 - McKEEN; Francis X. ;   et al. | 2013-08-01 |
Method And Apparatus To Provide Secure Application Execution App 20130159726 - MCKEEN; Francis X. ;   et al. | 2013-06-20 |
Method and apparatus for dynamic allocation of processing resources Grant 8,381,223 - Van Dyke , et al. February 19, 2 | 2013-02-19 |
Context State Management For Processor Feature Sets App 20130042093 - Van Dyke; Don A. ;   et al. | 2013-02-14 |
Method and apparatus for dynamic allocation of processing resources Grant 7,987,465 - Van Dyke , et al. July 26, 2 | 2011-07-26 |
Method and apparatus for dynamic allocation of processing resources Grant 7,661,107 - Van Dyke , et al. February 9, 2 | 2010-02-09 |
Multi-instruction set flag preservation apparatus and method Grant 6,904,515 - Van Dyke June 7, 2 | 2005-06-07 |
Partitioned addressing apparatus for vector/scalar registers Grant 5,745,721 - Beard , et al. April 28, 1 | 1998-04-28 |
Method and apparatus for chaining vector instructions Grant 5,640,524 - Beard , et al. June 17, 1 | 1997-06-17 |
Vector processor having registers for control by vector resisters Grant 5,544,337 - Beard , et al. August 6, 1 | 1996-08-06 |
Scalar/vector processor Grant 5,430,884 - Beard , et al. July 4, 1 | 1995-07-04 |
Method for inserting a path instruction during compliation of computer programs for processors having multiple functional units Grant 5,307,478 - Rasbold , et al. April 26, 1 | 1994-04-26 |
Method for optimizing instruction scheduling for a processor having multiple functional resources Grant 5,202,975 - Rasbold , et al. April 13, 1 | 1993-04-13 |
System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling Grant 5,179,702 - Spix , et al. January 12, 1 | 1993-01-12 |
Computer with integrated hierarchical representation (IHR) of program wherein IHR file is available for debugging and optimizing during target execution Grant 5,175,856 - Van Dyke , et al. December 29, 1 | 1992-12-29 |