loadpatents
name:-0.02551794052124
name:-0.021929025650024
name:-0.011927127838135
VAN DER PLAS; Geert Patent Filings

VAN DER PLAS; Geert

Patent Applications and Registrations

Patent applications and USPTO patent grants for VAN DER PLAS; Geert.The latest application filed is for "method of producing a gate cut in a semiconductor component".

Company Profile
12.20.25
  • VAN DER PLAS; Geert - Leuven BE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method Of Producing A Gate Cut In A Semiconductor Component
App 20220238388 - HIBLOT; Gaspard ;   et al.
2022-07-28
Integrated Circuit with 3D Partitioning
App 20220214972 - Perumkunnil; Manu Komalan ;   et al.
2022-07-07
Electrode Arrangement, A Neural Probe, And A Method For Manufacturing An Electrode Arrangement
App 20220157704 - HIBLOT; Gaspard ;   et al.
2022-05-19
Integrated circuit with backside power delivery network and backside transistor
Grant 11,257,764 - Hiblot , et al. February 22, 2
2022-02-22
Method for Inducing Stress in Semiconductor Devices
App 20210408287 - Hiblot; Gaspard ;   et al.
2021-12-30
Vertical isolated gate field effect transistor integrated in a semiconductor chip
Grant 11,121,086 - Hiblot , et al. September 14, 2
2021-09-14
Method for bonding and interconnecting semiconductor chips
Grant 11,114,337 - Hiblot , et al. September 7, 2
2021-09-07
Bipolar Selector Device For A Memory Array
App 20210143211 - Hiblot; Gaspard ;   et al.
2021-05-13
Semiconductor fin structures having silicided portions
Grant 10,998,413 - Hiblot , et al. May 4, 2
2021-05-04
Integrated Circuit With Backside Power Delivery Network And Backside Transistor
App 20200373242 - Hiblot; Gaspard ;   et al.
2020-11-26
Semiconductor integrated circuit manufactured using a plasma-processing step
Grant 10,825,806 - Hiblot , et al. November 3, 2
2020-11-03
Method for producing a through semiconductor via connection
Grant 10,811,315 - Hiblot , et al. October 20, 2
2020-10-20
Method For Bonding And Interconnecting Semiconductor Chips
App 20200203224 - Hiblot; Gaspard ;   et al.
2020-06-25
Vertical Isolated Gate Field Effect Transistor Integrated In A Semiconductor Chip
App 20200203276 - Hiblot; Gaspard ;   et al.
2020-06-25
Semiconductor Fin Structures Having Silicided Portions
App 20200194567 - Hiblot; Gaspard ;   et al.
2020-06-18
Stress sensor for semiconductor components
Grant 10,607,901 - Hiblot , et al.
2020-03-31
Method For Producing A Through Semiconductor Via Connection
App 20200006142 - Hiblot; Gaspard ;   et al.
2020-01-02
Assembly of integrated circuit modules and method for identifying the modules
Grant 10,382,042 - Vandebriel , et al. A
2019-08-13
Semiconductor Integrated Circuit Manufactured Using A Plasma-processing Step
App 20190181133 - Hiblot; Gaspard ;   et al.
2019-06-13
Assembly Of Integrated Circuit Modules And Method For Identifying The Modules
App 20190165791 - Vandebriel; Roeland ;   et al.
2019-05-30
Stress Sensor for Semiconductor Components
App 20190074231 - Hiblot; Gaspard ;   et al.
2019-03-07
Method of forming a junction field effect transistor
Grant 9,847,336 - Hellings , et al. December 19, 2
2017-12-19
Method Of Forming A Junction Field Effect Transistor
App 20170062431 - Hellings; Geert ;   et al.
2017-03-02
Method and system for measuring capacitance difference between capacitive elements
Grant 9,411,000 - Van der Plas , et al. August 9, 2
2016-08-09
Micro-mirror arrays
Grant 9,217,861 - Jayapala , et al. December 22, 2
2015-12-22
Calibration of micro-mirror arrays
Grant 9,201,241 - Jayapala , et al. December 1, 2
2015-12-01
Micro-Mirror Arrays
App 20140368920 - Jayapala; Murali ;   et al.
2014-12-18
Method And System For Measuring Capacitance Difference Between Capacitive Elements
App 20140372057 - Van der Plas; Geert ;   et al.
2014-12-18
Holographic visualization system comprising a high data refresh rate DND driver array
Grant 8,625,187 - Van Der Plas , et al. January 7, 2
2014-01-07
Method and device for testing TSVS in a 3D chip stack
Grant 8,593,170 - Van der Plas , et al. November 26, 2
2013-11-26
Calibration of Micro-Mirror Arrays
App 20130187669 - Jayapala; Murali ;   et al.
2013-07-25
Oven Controlled MEMS Oscillator Device
App 20120305542 - Donnay; Stephane ;   et al.
2012-12-06
Comparator based asynchronous binary search A/D converter
Grant 8,199,043 - Van der Plas , et al. June 12, 2
2012-06-12
Holographic Visualization System Comprising A High Data Refresh Rate Dnd Driver Array
App 20120127559 - VAN DER PLAS; Geert ;   et al.
2012-05-24
Capacitance Measurement In Microchips
App 20120025841 - Kim; Jaemin ;   et al.
2012-02-02
Sigma-delta-based analog-to-digital converter
Grant 8,094,051 - Bos , et al. January 10, 2
2012-01-10
Method And Device For Testing Tsvs In A 3d Chip Stack
App 20110102011 - Van der Plas; Geert ;   et al.
2011-05-05
Comparator Based Asynchronous Binary Search A/D Conveter
App 20100328120 - Van der Plas; Geert ;   et al.
2010-12-30
Sigma-delta-based analog-to-digital converter
App 20100283649 - Bos; Lynn ;   et al.
2010-11-11
A/D converter comprising a voltage comparator device
Grant 7,773,010 - Van der Plas , et al. August 10, 2
2010-08-10
A/D converter comprising a voltage comparator device
Grant 7,652,600 - Van der Plas , et al. January 26, 2
2010-01-26
A/D Converter Comprising a Voltage Comparator Device
App 20090195424 - Van Der Plas; Geert ;   et al.
2009-08-06
A/D Converter Comprising a Voltage Comparator Device
App 20090066555 - Van Der Plas; Geert ;   et al.
2009-03-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed