Van der Goes; Franciscus Maria Leonardus
Patent Applications and Registrations
Patent applications and USPTO patent grants for Van der Goes; Franciscus Maria Leonardus.The latest application filed is for "wireless transmitter using a wideband digital-to-analog converter for processing multiple channels in a digital radio-frequency signal".
- Van der Goes; Franciscus Maria Leonardus - Zeist NL
- van der Goes; Franciscus Maria Leonardus - The Hague NL
- van der Goes; Franciscus Maria Leonardus - Den Haag NL
| Patent | Date |
|---|---|
| Wireless transmitter using a widebrand digital-to-analog converter for processing multiple channels in a digital radio-frequency signal Grant 10,084,626 - Van der Goes , et al. September 25, 2 | 2018-09-25 |
| Wireless Transmitter Using A Wideband Digital-to-analog Converter For Processing Multiple Channels In A Digital Radio-frequency Signal App 20180054338 - Van der Goes; Franciscus Maria Leonardus ; et al. | 2018-02-22 |
| Wireless transmitter using a wideband digital-to-analog converter for processing multiple channels in a digital radio-frequency signal Grant 9,806,924 - Van der Goes , et al. October 31, 2 | 2017-10-31 |
| Wireless Transmitter Using A Wideband Digital-to-analog Converter For Processing Multiple Channels In A Digital Radio-frequency Signal App 20170244585 - Van der Goes; Franciscus Maria Leonardus ; et al. | 2017-08-24 |
| Broadband amplifier linearization using captured histogram data Grant 9,432,222 - Gomez , et al. August 30, 2 | 2016-08-30 |
| Modular Analog Frontend App 20150149654 - Vecchi; Davide ; et al. | 2015-05-28 |
| Broadband amplifier linearization using captured histogram data App 20150117508 - Gomez; Ramon Alejandro ; et al. | 2015-04-30 |
| Programmable gain attenuator for track and hold amplifiers Grant 7,710,179 - Bajdechi , et al. May 4, 2 | 2010-05-04 |
| ISI reduction technique Grant 7,710,184 - van der Goes , et al. May 4, 2 | 2010-05-04 |
| Resistor ladder interpolation for PGA and DAC Grant 7,616,144 - Mulder , et al. November 10, 2 | 2009-11-10 |
| Fast converter for crossing voltage domains Grant 7,551,035 - Westra , et al. June 23, 2 | 2009-06-23 |
| Interpolating programmable gain attenuator Grant 7,482,891 - Westra , et al. January 27, 2 | 2009-01-27 |
| Resistor Ladder Interpolation for PGA and DAC App 20080088493 - MULDER; Jan ; et al. | 2008-04-17 |
| Subranging analog to digital converter with multi-phase clock timing Grant 7,324,038 - van der Goes , et al. January 29, 2 | 2008-01-29 |
| Interpolating programmable gain attenuator App 20070257744 - Westra; Jan R. ; et al. | 2007-11-08 |
| Resistor ladder interpolation for PGA and DAC Grant 7,271,755 - Mulder , et al. September 18, 2 | 2007-09-18 |
| High-speed comparator Grant 7,262,639 - Mulder , et al. August 28, 2 | 2007-08-28 |
| Fast converter for crossing voltage domains App 20070182605 - Westra; Jan Roelof ; et al. | 2007-08-09 |
| ISI reduction technique App 20070182476 - van der Goes; Franciscus Maria Leonardus ; et al. | 2007-08-09 |
| Programmable gain attenuator for track and hold amplifiers App 20070176664 - Bajdechi; Ovidiu ; et al. | 2007-08-02 |
| Interpolating programmable gain attenuator Grant 7,242,267 - Westra , et al. July 10, 2 | 2007-07-10 |
| High-speed comparator App 20060164126 - Mulder; Jan ; et al. | 2006-07-27 |
| Multiplexer with low parasitic capacitance effects Grant 7,019,679 - Mulder , et al. March 28, 2 | 2006-03-28 |
| Interpolating programmable gain attenuator App 20050093644 - Westra, Jan R. ; et al. | 2005-05-05 |
| Multiplexer with low parasitic capacitance effects App 20050035810 - Mulder, Jan ; et al. | 2005-02-17 |
| Subranging analog to digital converter with multi-phase clock timing App 20040155807 - van der Goes, Franciscus Maria Leonardus ; et al. | 2004-08-12 |
| Subranging Analog To Digital Converter With Multi-phase Clock Timing App 20030218556 - van der Goes, Franciscus Maria Leonardus ; et al. | 2003-11-27 |
| Subranging analog to digital converter with multi-phase clock timing Grant 6,653,966 - van der Goes , et al. November 25, 2 | 2003-11-25 |
| Subranging analog to digital converter with multi-phase clock timing Grant 6,583,747 - van der Goes , et al. June 24, 2 | 2003-06-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 