Van Den Hoek; Willibrordus Gerardus Maria

Patent Applications and Registrations

Patent applications and USPTO patent grants for Van Den Hoek; Willibrordus Gerardus Maria.The latest application filed is for "high temperature barrier film for molten wafer infusion".

Company Profile

1.12.5

Van Den Hoek; Willibrordus Gerardus Maria - Saratoga CA
van den Hoek; Willibrordus Gerardus Maria - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Light emitting diode device containing a positive photoresist insulating spacer and a conductive sidewall contact and method of making the same Grant 11,444,065 - Van Den Hoek , et al. September 13, 2	2022-09-13
High Temperature Barrier Film For Molten Wafer Infusion App 20220013446 - Baloun; Jeff S. ; et al.	2022-01-13
Decapsulation of electronic devices Grant 10,879,079 - Tang , et al. December 29, 2	2020-12-29
Light Emitting Diode Device Containing A Positive Photoresist Insulating Spacer And A Conductive Sidewall Contact And Method Of Making The Same App 20200381411 - VAN DEN HOEK; Willibrordus Gerardus Maria ; et al.	2020-12-03
Decapsulation of Electronic Devices App 20200279749 - Tang; Jiaqi ; et al.	2020-09-03
Two step method of rapid curing a semiconductor polymer layer Grant 10,204,803 - Rogers , et al. Feb	2019-02-12
Two Step Method Of Rapid Curing A Semiconductor Polymer Layer App 20160027666 - Rogers; William Boyd ; et al.	2016-01-28
Two step method of rapid curing a semiconductor polymer layer Grant 9,159,547 - Rogers , et al. October 13, 2	2015-10-13
Structures with sacrificial template Grant 9,088,020 - Zehavi , et al. July 21, 2	2015-07-21
Two Step Method Of Rapid Curing A Semiconductor Polymer Layer App 20150079805 - Rogers; William Boyd ; et al.	2015-03-19
VLSI fabrication processes for introducing pores into dielectric materials Grant 7,972,976 - van den Hoek , et al. July 5, 2	2011-07-05
VLSI fabrication processes for introducing pores into dielectric materials Grant 7,629,224 - van den Hoek , et al. December 8, 2	2009-12-08
Method for enhancing the nucleation and morphology of ruthenium films on dielectric substrates using amine containing compounds Grant 7,456,101 - Gopinath , et al. November 25, 2	2008-11-25
Method for enhancing the nucleation and morphology of ruthenium films on dielectric substrates using amine containing compounds Grant 7,211,509 - Gopinath , et al. May 1, 2	2007-05-01
VLSI fabrication processes for introducing pores into dielectric materials Grant 7,166,531 - van den Hoek , et al. January 23, 2	2007-01-23
Method of fabricating low dielectric constant dielectric films Grant 6,995,439 - Hill , et al. February 7, 2	2006-02-07
Method of fabricating low dielectric constant dielectric films Grant 6,753,250 - Hill , et al. June 22, 2	2004-06-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.