van AERDE; Steven R.A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for van AERDE; Steven R.A..The latest application filed is for "method and apparatus for filling a gap".

Company Profile

2.10.12

van AERDE; Steven R.A. - Tielt-Winge BE
Van Aerde; Steven R. A. - Almere NL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method And Apparatus For Filling A Gap App 20210313167 - PORE; Viljami ; et al.	2021-10-07
Semiconductor device with amorphous silicon filled gaps and methods for forming Grant 10,460,932 - Van Aerde , et al. Oc	2019-10-29
Forming semiconductor device by providing an amorphous silicon core with a hard mask layer Grant 10,453,685 - Houben , et al. Oc	2019-10-22
Forming Semiconductor Device By Providing An Amorphous Silicon Core With A Hard Mask Layer App 20180286679 - Houben; Kelly ; et al.	2018-10-04
Semiconductor Device With Amorphous Silicon Filled Gaps And Methods For Forming App 20180286672 - Van Aerde; Steven R.A. ; et al.	2018-10-04
Process for forming silicon-filled openings with a reduced occurrence of voids Grant 9,837,271 - Van Aerde , et al. December 5, 2	2017-12-05
Method and apparatus for filling a gap Grant 9,812,320 - Pore , et al. November 7, 2	2017-11-07
Process for forming silicon-filled openings with a reduced occurrence of voids Grant 9,443,730 - Van Aerde , et al. September 13, 2	2016-09-13
Process For Forming Silicon-filled Openings With A Reduced Occurrence Of Voids App 20160141176 - Van Aerde; Steven R.A. ; et al.	2016-05-19
Method for depositing films on semiconductor wafers Grant 9,343,304 - Huussen , et al. May 17, 2	2016-05-17
Method For Depositing Films On Semiconductor Wafers App 20160093487 - HUUSSEN; Frank ; et al.	2016-03-31
Process For Forming Silicon-filled Openings With A Reduced Occurrence Of Voids App 20160020093 - Van Aerde; Steven R.A. ; et al.	2016-01-21
Process For Forming Silicon-filled Openings With A Reduced Occurrence Of Voids App 20160020094 - Van Aerde; Steven R.A. ; et al.	2016-01-21
Vertical Wafer Boat App 20130269615 - Van Aerde; Steven R. A.	2013-10-17
Prevention of oxidation of substrate surfaces in process chambers Grant 8,507,388 - Van Aerde , et al. August 13, 2	2013-08-13
Prevention Of Oxidation Of Substrate Surfaces In Process Chambers App 20110263134 - Van Aerde; Steven R.A. ; et al.	2011-10-27
Low temperature doped silicon layer formation Grant 7,718,518 - Zagwijn , et al. May 18, 2	2010-05-18
Method of manufacturing a silicon dioxide layer Grant 7,645,486 - Bourdelle , et al. January 12, 2	2010-01-12
Low temperature doped silicon layer formation App 20070141812 - Zagwijn; Peter Marc ; et al.	2007-06-21
Method Of Manufacturing A Silicon Dioxide Layer App 20070134887 - Bourdelle; Konstantin ; et al.	2007-06-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.