loadpatents
name:-0.92698287963867
name:-0.2003538608551
name:-0.1042799949646
Vahidsafa; Ali Patent Filings

Vahidsafa; Ali

Patent Applications and Registrations

Patent applications and USPTO patent grants for Vahidsafa; Ali.The latest application filed is for "method for migrating cpu state from an inoperable core to a spare core".

Company Profile
8.40.43
  • Vahidsafa; Ali - Palo Alto CA
  • Vahidsafa; Ali - Santa Clara CA
  • Vahidsafa; Ali - San Jose CA
  • Vahidsafa; Ali - Tokyo JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method For Migrating Cpu State From An Inoperable Core To A Spare Core
App 20220156075 - Lewis; James ;   et al.
2022-05-19
Method for migrating CPU state from an inoperable core to a spare core
Grant 11,263,012 - Lewis , et al. March 1, 2
2022-03-01
Method For Migrating Cpu State From An Inoperable Core To A Spare Core
App 20200210185 - Lewis; James ;   et al.
2020-07-02
Narrow-parallel scan-based device testing
Grant 10,656,205 - Semmelmeyer , et al.
2020-05-19
Method for migrating CPU state from an inoperable core to a spare core
Grant 10,528,351 - Lewis , et al. J
2020-01-07
Fault-tolerant cache coherence over a lossy network
Grant 10,467,139 - Loewenstein , et al. No
2019-11-05
Fault-tolerant cache coherence over a lossy network
Grant 10,452,547 - Loewenstein , et al. Oc
2019-10-22
Narrow-parallel Scan-based Device Testing
App 20190235023 - SEMMELMEYER; MARK ;   et al.
2019-08-01
Fault-tolerant Cache Coherence Over A Lossy Network
App 20190207714 - LOEWENSTEIN; PAUL N. ;   et al.
2019-07-04
Fault-tolerant Cache Coherence Over A Lossy Network
App 20190205252 - LOEWENSTEIN; PAUL N. ;   et al.
2019-07-04
High speed functional test vectors in low power test conditions of a digital integrated circuit
Grant 10,248,520 - Vahidsafa
2019-04-02
Cycle deterministic functional testing of a chip with asynchronous clock domains
Grant 10,073,139 - Vahidsafa , et al. September 11, 2
2018-09-11
Inter-processor bus link and switch chip failure recovery
Grant 10,007,629 - Wicki , et al. June 26, 2
2018-06-26
Distributed mechanism for clock and reset control in a microprocessor
Grant 9,864,604 - Vahidsafa January 9, 2
2018-01-09
Method For Migrating Cpu State From An Inoperable Core To A Spare Core
App 20170293539 - Lewis; James ;   et al.
2017-10-12
Drift compensation for a real time clock circuit
Grant 9,746,876 - Vahidsafa August 29, 2
2017-08-29
Method for migrating CPU state from an inoperable core to a spare core
Grant 9,710,273 - Lewis , et al. July 18, 2
2017-07-18
Managing failed memory modules
Grant 9,645,903 - Vahidsafa , et al. May 9, 2
2017-05-09
Simultaneous transition testing of different clock domains in a digital integrated circuit
Grant 9,632,141 - Vahidsafa , et al. April 25, 2
2017-04-25
High Speed Functional Test Vectors In Low Power Test Conditions Of A Digital Integrated Circuit
App 20170091059 - Vahidsafa; Ali
2017-03-30
Memory migration in presence of live memory traffic
Grant 9,569,322 - Vahidsafa , et al. February 14, 2
2017-02-14
Distributed Mechanism For Clock And Reset Control In A Microprocessor
App 20160357571 - Vahidsafa; Ali
2016-12-08
Rotational synchronizer circuit for metastablity resolution
Grant 9,509,317 - Masleid , et al. November 29, 2
2016-11-29
Method and system for removal of a cache agent
Grant 9,460,013 - Smentek , et al. October 4, 2
2016-10-04
Mixing of low speed and high speed clocks to improve test precision of a digital integrated circuit
Grant 9,404,967 - Vahidsafa August 2, 2
2016-08-02
Inter-processor Bus Link And Switch Chip Failure Recovery
App 20160210255 - Wicki; Thomas ;   et al.
2016-07-21
Drift Compensation For A Real Time Clock Circuit
App 20160195894 - Vahidsafa; Ali
2016-07-07
Unified tool for automatic design constraints generation and verification
Grant 9,355,211 - Xia , et al. May 31, 2
2016-05-31
Method For Migrating Cpu State From An Inoperable Core To A Spare Core
App 20160147534 - Lewis; James ;   et al.
2016-05-26
Mixing Of Low Speed And High Speed Clocks To Improve Test Precision Of A Digital Integrated Circuit
App 20160131711 - Vahidsafa; Ali
2016-05-12
Systems and methods for retiring and unretiring cache lines
Grant 9,323,600 - Sivaramakrishnan , et al. April 26, 2
2016-04-26
Unified Tool For Automatic Design Constraints Generation And Verification
App 20160103943 - XIA; Yibin ;   et al.
2016-04-14
Cycle Deterministic Functional Testing Of A Chip With Asynchronous Clock Domains
App 20160091565 - Vahidsafa; Ali ;   et al.
2016-03-31
Method And System For Removal Of A Cache Agent
App 20160070646 - Smentek; David Richard ;   et al.
2016-03-10
Simultaneous Transition Testing Of Different Clock Domains In A Digital Integrated Circuit
App 20150377960 - Vahidsafa; Ali ;   et al.
2015-12-31
Method and apparatus for distributed generation of multiple configurable ratioed clock domains within a high speed domain
Grant 9,218,018 - Vahidsafa , et al. December 22, 2
2015-12-22
Memory Migration In Presence Of Live Memory Traffic
App 20150278109 - Vahidsafa; Ali ;   et al.
2015-10-01
Managing Memory Modules
App 20150278053 - Vahidsafa; Ali ;   et al.
2015-10-01
Mechanism for consistent core hang detection in a a processor core
Grant 9,052,911 - Vahidsafa , et al. June 9, 2
2015-06-09
Interrupt processing unit for preventing interrupt loss
Grant 9,026,705 - Feehrer , et al. May 5, 2
2015-05-05
Hybrid hardwired/programmable reset sequence controller
Grant 9,015,460 - Vahidsafa April 21, 2
2015-04-21
Constant frequency architectural timer in a dynamic clock domain
Grant 8,990,606 - Turullols , et al. March 24, 2
2015-03-24
Method and apparatus for synchronizing the time reference of a dynamically activated processor to the system time reference
Grant 8,972,767 - Vahidsafa March 3, 2
2015-03-03
Systems and Methods for Retiring and Unretiring Cache Lines
App 20150039938 - Sivaramakrishnan; Ramaswamy ;   et al.
2015-02-05
Combo static flop with full test
Grant 8,943,375 - Masleid , et al. January 27, 2
2015-01-27
Combo dynamic flop with scan
Grant 8,904,254 - Masleid , et al. December 2, 2
2014-12-02
Systems and methods for retiring and unretiring cache lines
Grant 8,839,025 - Sivaramakrishnan , et al. September 16, 2
2014-09-16
Rotational Synchronizer Circuit for Metastablity Resolution
App 20140210526 - Masleid; Robert P. ;   et al.
2014-07-31
Method And Apparatus For Synchronizing The Time Reference Of A Dynamically Activated Processor To The System Time Reference
App 20140143580 - Vahidsafa; Ali
2014-05-22
Wide-range glitch-free asynchronous clock switch
Grant 8,729,947 - Hwang , et al. May 20, 2
2014-05-20
Testing Of Srams
App 20140136909 - VAHIDSAFA; Ali ;   et al.
2014-05-15
Combo Dynamic Flop With Scan
App 20140136912 - Masleid; Robert P. ;   et al.
2014-05-15
Testing of SRAMS
Grant 8,726,114 - Vahidsafa , et al. May 13, 2
2014-05-13
Method And Apparatus For Distributed Generation Of Multiple Configurable Ratioed Clock Domains Within A High Speed Domain
App 20140082396 - Vahidsafa; Ali ;   et al.
2014-03-20
Wide-range Glitch-free Asynchronous Clock Switch
App 20140062548 - Hwang; Changku ;   et al.
2014-03-06
Mechanism For Consistent Core Hang Detection In A Processor Core
App 20140052966 - Vahidsafa; Ali ;   et al.
2014-02-20
Combo Static Flop With Full Test
App 20140047284 - Masleid; Robert P. ;   et al.
2014-02-13
Interrupt Processing Unit For Preventing Interrupt Loss
App 20140047151 - Feehrer; John R. ;   et al.
2014-02-13
Hybrid Hardwired/programmable Reset Sequence Controller
App 20140032887 - Vahidsafa; Ali
2014-01-30
Constant Frequency Architectural Timer In A Dynamic Clock Domain
App 20130311814 - Turullols; Sebastian ;   et al.
2013-11-21
Systems and Methods for Retiring and Unretiring Cache Lines
App 20130086417 - Sivaramakrishnan; Ramaswamy ;   et al.
2013-04-04
Voltage Calibration Method And Apparatus
App 20120218034 - Turullols; Sebastian ;   et al.
2012-08-30
SRAM macro test flop
Grant 8,181,073 - Vahidsafa , et al. May 15, 2
2012-05-15
Sram Macro Test Flop
App 20110072326 - Vahidsafa; Ali ;   et al.
2011-03-24
Method and apparatus for determining an early reifetch address of a mispredicted conditional branch instruction in an out of order multi-issue processor
App 20040148497 - Vahidsafa, Ali ;   et al.
2004-07-29
Method and system for early speculative store-load bypass
App 20040044881 - Maier, Robert M. ;   et al.
2004-03-04
Method and apparatus for arbitration and serialization in a multiprocessor system
Grant 4,920,485 - Vahidsafa April 24, 1
1990-04-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed