loadpatents
Patent applications and USPTO patent grants for Uliana; David C..The latest application filed is for "ldpc encoding techniques".
Patent | Date |
---|---|
LDPC Encoding Techniques App 20190341932 - Uliana; David C. ;   et al. | 2019-11-07 |
Incremental loop modification for LDPC encoding Grant 10,367,525 - Uliana , et al. July 30, 2 | 2019-07-30 |
Self-addressing memory Grant 10,331,361 - Ly , et al. | 2019-06-25 |
Automatically transform pass-by-value semantics into pass-by-reference implementation Grant 10,241,764 - Kee , et al. | 2019-03-26 |
Automatically Transform Pass-by-Value Semantics into Pass-by-Reference Implementation App 20180321925 - Kee; Hojin ;   et al. | 2018-11-08 |
Memory system configured to avoid memory access hazards for LDPC decoding Grant 10,078,456 - Ly , et al. September 18, 2 | 2018-09-18 |
Single-IC LDPC encoding and decoding implementations Grant 9,990,250 - Uliana , et al. June 5, 2 | 2018-06-05 |
LPDC encoding techniques using a matrix representation Grant 9,768,805 - Uliana , et al. September 19, 2 | 2017-09-19 |
Configuring circuitry with memory access constraints for a program Grant 9,740,411 - Ly , et al. August 22, 2 | 2017-08-22 |
Value transfer between program variables using dynamic memory resource mapping Grant 9,733,911 - Kee , et al. August 15, 2 | 2017-08-15 |
Value Transfer between Program Variables using Dynamic Memory Resource Mapping App 20170131984 - Kee; Hojin ;   et al. | 2017-05-11 |
Self-addressing Memory App 20170115885 - Ly; Tai A. ;   et al. | 2017-04-27 |
Self-addressing memory Grant 9,569,119 - Ly , et al. February 14, 2 | 2017-02-14 |
Single-IC LDPC Encoding and Decoding Implementations App 20160352355 - Uliana; David C. ;   et al. | 2016-12-01 |
LPDC Encoding Techniques using a Matrix Representation App 20160352457 - Uliana; David C. ;   et al. | 2016-12-01 |
Incremental Loop Modification for LDPC Encoding App 20160352458 - Uliana; David C. ;   et al. | 2016-12-01 |
Self-addressing Memory App 20160070485 - Ly; Tai A. ;   et al. | 2016-03-10 |
Reordering a Sequence of Memory Accesses to Improve Pipelined Performance App 20160070662 - Ly; Tai A. ;   et al. | 2016-03-10 |
Configuring Circuitry with Memory Access Constraints for a Program App 20160070499 - Ly; Tai A. ;   et al. | 2016-03-10 |
Memory System Configured to Avoid Memory Access Hazards for LDPC Decoding App 20160070498 - Ly; Tai A. ;   et al. | 2016-03-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.