loadpatents
name:-0.011548042297363
name:-0.010843992233276
name:-0.00039005279541016
Ukita; Motomu Patent Filings

Ukita; Motomu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ukita; Motomu.The latest application filed is for "thin-film transistor and method of fabricating the same".

Company Profile
0.8.7
  • Ukita; Motomu - Tokyo JP
  • Ukita; Motomu - Hyogo JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Thin-film transistor and method of fabricating the same
Grant 7,321,152 - Maegawa , et al. January 22, 2
2008-01-22
Thin-film transistor and method of fabricating the same
Grant 7,187,040 - Maegawa , et al. March 6, 2
2007-03-06
Thin-film transistor and method of fabricating the same
App 20060267012 - Maegawa; Shigeto ;   et al.
2006-11-30
Thin-film transistor and method of fabricating the same
Grant 7,112,854 - Maegawa , et al. September 26, 2
2006-09-26
Thin-film transistor and method of fabricating the same
App 20050167673 - Maegawa, Shigeto ;   et al.
2005-08-04
Semiconductor memory device having divided word line structure
Grant 6,714,478 - Tomita , et al. March 30, 2
2004-03-30
Semiconductor device
Grant 6,661,095 - Ukita December 9, 2
2003-12-09
Semiconductor memory device having divided word line structure
App 20030156485 - Tomita, Hidemoto ;   et al.
2003-08-21
Semiconductor device
App 20030157811 - Ukita, Motomu
2003-08-21
Semiconductor storage unit
App 20030126524 - Kashihara, Yoji ;   et al.
2003-07-03
Output buffer of semiconductor device
App 20030048114 - Kondoh, Setsu ;   et al.
2003-03-13
Semiconductor memory device and testing method therefor
App 20020167849 - Ohbayashi, Shigeki ;   et al.
2002-11-14
Semiconductor memory device having improved wiring architecture
Grant 5,808,930 - Wada , et al. September 15, 1
1998-09-15
Semiconductor memory device having two layers of bit lines arranged crossing with each other
Grant 5,699,308 - Wada , et al. December 16, 1
1997-12-16
Semiconductor memory device having two layers of bit lines arranged crossing with each other
Grant 5,563,820 - Wada , et al. October 8, 1
1996-10-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed