loadpatents
name:-0.0043480396270752
name:-0.0062880516052246
name:-0.0033950805664062
Uemura; Yutaka Patent Filings

Uemura; Yutaka

Patent Applications and Registrations

Patent applications and USPTO patent grants for Uemura; Yutaka.The latest application filed is for "test circuit using clock signals having mutually different frequency".

Company Profile
3.11.8
  • Uemura; Yutaka - Hachioji JP
  • Uemura; Yutaka - Tokyo JP
  • Uemura; Yutaka - Yokohama JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Variable clock divider
Grant 11,456,024 - Uemura September 27, 2
2022-09-27
Test Circuit Using Clock Signals Having Mutually Different Frequency
App 20220246227 - Uemura; Yutaka
2022-08-04
Test circuit using clock signals having mutually different frequency
Grant 11,309,047 - Uemura April 19, 2
2022-04-19
Variable Clock Divider
App 20220084569 - Uemura; Yutaka
2022-03-17
Test Circuit Using Clock Signals Having Mutually Different Frequency
App 20220084615 - Uemura; Yutaka
2022-03-17
Stack refresh control for memory device
Grant 10,896,716 - Uemura January 19, 2
2021-01-19
Systems and methods for a centralized command address input buffer
Grant 10,872,643 - Uemura , et al. December 22, 2
2020-12-22
Stack Refresh Control For Memory Device
App 20200013452 - Uemura; Yutaka
2020-01-09
Systems And Methods For A Centralized Command Address Input Buffer
App 20190371374 - Uemura; Yutaka ;   et al.
2019-12-05
Stack refresh control for memory device
Grant 10,424,363 - Uemura Sept
2019-09-24
Systems and methods for a centralized command address input buffer
Grant 10,403,335 - Uemura , et al. Sep
2019-09-03
Stack Refresh Control For Memory Device
App 20180315469 - Uemura; Yutaka
2018-11-01
Stack refresh control for memory device
Grant 10,020,046 - Uemura July 10, 2
2018-07-10
Semiconductor device including DLL circuit having coarse adjustment unit and fine adjustment unit
Grant 8,525,563 - Uemura September 3, 2
2013-09-03
Semiconductor Device Including Dll Circuit Having Coarse Adjustment Unit And Fine Adjustment Unit
App 20130076413 - UEMURA; Yutaka
2013-03-28
Optical disk having both constant linear and constant angular velocity recording regions and optical disk recording system
Grant 5,790,488 - Uemura August 4, 1
1998-08-04
Optical disk having both constant linear and constant angular velocity recording regions and optical disk recording system
Grant 5,687,148 - Uemura November 11, 1
1997-11-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed