Udugampola; Nishad

Patent Applications and Registrations

Patent applications and USPTO patent grants for Udugampola; Nishad.The latest application filed is for "lateral power semiconductor transistors".

Company Profile

0.10.8

Udugampola; Nishad - Cambridge GB
Udugampola; Nishad - Papworth Everard GB

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Lateral power semiconductor transistors Grant 9,070,735 - Pathirana , et al. June 30, 2	2015-06-30
Lateral Power Semiconductor Transistors App 20150008481 - PATHIRANA; Vasantha ; et al.	2015-01-08
Power semiconductor devices and fabrication methods Grant 8,866,252 - Trajkovic , et al. October 21, 2	2014-10-21
Lateral insulated gate bipolar transistors (LIGBTS) Grant 8,482,031 - Udrea , et al. July 9, 2	2013-07-09
Lateral insulated gate bipolar transistor (LIGBT) Grant 8,415,712 - Udrea , et al. April 9, 2	2013-04-09
Power Semiconductor Devices And Fabrication Methods App 20130069712 - Trajkovic; Tanya ; et al.	2013-03-21
Power semiconductor device and a method of forming a power semiconductor device Grant 8,174,069 - Udrea , et al. May 8, 2	2012-05-08
Lateral Insulated Gate Bipolar Transistor (LIGBT) App 20110156096 - Udrea; Florin ; et al.	2011-06-30
Lateral Insulated Gate Bipolar Transistors (LIGBTS) App 20110057230 - Udrea; Florin ; et al.	2011-03-10
Power Semiconductor Device And A Method Of Forming A Power Semiconductor Device App 20100032712 - UDREA; Florin ; et al.	2010-02-11
Bipolar high voltage/power semiconductor device having first and second insulated gated and method of operation Grant 7,605,446 - Udrea , et al. October 20, 2	2009-10-20
Half bridge circuit and method of operating a half bridge circuit Grant 7,531,993 - Udrea , et al. May 12, 2	2009-05-12
Half Bridge Circuit And Method Of Operating A Half Bridge Circuit App 20090058498 - UDREA; Florin ; et al.	2009-03-05
Semiconductor device and method of operating a semiconductor device App 20080012043 - Udrea; Florin ; et al.	2008-01-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.