TZENG; TZUNG REN

Patent Applications and Registrations

Patent applications and USPTO patent grants for TZENG; TZUNG REN.The latest application filed is for "method and apparatus for preventing unauthorized access to contents of a register under certain conditions when performing a hardware table walk (hwtw)".

Company Profile

0.3.6

TZENG; TZUNG REN - SAN DIEGO CA
Tzeng; Tzung Ren - Santa Clara CA
Tzeng; Tzung Ren - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method And Apparatus For Preventing Unauthorized Access To Contents Of A Register Under Certain Conditions When Performing A Hardware Table Walk (hwtw) App 20170083456 - ZENG; THOMAS ; et al.	2017-03-23
Method and apparatus for preventing unauthorized access to contents of a register under certain conditions when performing a hardware table walk (HWTW) Grant 9,330,026 - Zeng , et al. May 3, 2	2016-05-03
On-Demand Shareability Conversion In A Heterogeneous Shared Virtual Memory App 20160019168 - Rychlik; Bohuslav ; et al.	2016-01-21
Multi-core compute cache coherency with a release consistency memory ordering model Grant 9,218,289 - Rychlik , et al. December 22, 2	2015-12-22
System And Method For Providing Client-side Address Translation In A Memory Management System App 20150161057 - ZENG; THOMAS M. ; et al.	2015-06-11
Methods and systems for reducing the amount of time and computing resources that are required to perform a hardware table walk (HWTW) Grant 9,015,400 - Zeng , et al. April 21, 2	2015-04-21
Methods And Systems For Reducing The Amount Of Time And Computing Resources That Are Required To Perform A Hardware Table Walk (hwtw) App 20140258586 - Zeng; Thomas ; et al.	2014-09-11
Method And Apparatus For Preventing Unauthorized Access To Contents Of A Register Under Certain Conditions When Performing A Hardware Table Walk (hwtw) App 20140258663 - Zeng; Thomas ; et al.	2014-09-11
Multi-core Compute Cache Coherency With A Release Consistency Memory Ordering Model App 20140040552 - Rychlik; Bohuslav ; et al.	2014-02-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.