Tworzydlo; Woytek

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tworzydlo; Woytek.The latest application filed is for "cell layouts for mos-gated devices for improved forward voltage".

Company Profile

6.17.19

Tworzydlo; Woytek - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Cell layouts for MOS-gated devices for improved forward voltage Grant 11,393,901 - Blanchard , et al. July 19, 2	2022-07-19
Cellular insulated gate power device with edge design to prevent failure near edge Grant 11,145,717 - Blanchard , et al. October 12, 2	2021-10-12
Insulated gate turn-off device with designated breakdown areas between gate trenches Grant 11,114,552 - Moore , et al. September 7, 2	2021-09-07
Cell Layouts For Mos-gated Devices For Improved Forward Voltage App 20210028279 - Blanchard; Richard A. ; et al.	2021-01-28
Enhancements to cell layout and fabrication techniques for MOS-gated devices Grant 10,797,131 - Blanchard , et al. October 6, 2	2020-10-06
Insulated Gate Turn-off Device With Designated Breakdown Areas Between Gate Trenches App 20200312988 - Moore; Paul M. ; et al.	2020-10-01
Cellular Insulated Gate Power Device With Edge Design To Prevent Failure Near Edge App 20200105873 - Blanchard; Richard A. ; et al.	2020-04-02
Enhancements To Cell Layout And Fabrication Techniques For Mos-gated Devices App 20190312106 - Blanchard; Richard A. ; et al.	2019-10-10
Insulated Gate Power Devices With Reduced Carrier Injection In Termination Area App 20190115423 - Blanchard; Richard A. ; et al.	2019-04-18
Insulated gate turn-off device having low capacitance and low saturation current Grant 10,256,331 - Akiyama , et al.	2019-04-09
Insulated gate turn-off device with hole injector for faster turn off Grant 10,224,404 - Akiyama , et al.	2019-03-05
Insulated gate power devices with reduced carrier injection in termination area Grant 10,181,509 - Blanchard , et al. Ja	2019-01-15
Insulated gate turn-off device with turn-off transistor Grant RE47,072 - Rodov , et al. October 2, 2	2018-10-02
Insulated Gate Turn-off Device Having Low Capacitance And Low Saturation Current App 20180254336 - Akiyama; Hidenori ; et al.	2018-09-06
Insulated gate turn-off device with turn-off Schottky-Barrier MOSFET Grant 9,935,188 - Blanchard , et al. April 3, 2	2018-04-03
Insulated Gate Turn-off Device With Turn-off Schottky-barrier Mosfet App 20180026121 - Blanchard; Richard A. ; et al.	2018-01-25
Insulated Gate Turn-off Device With Hole Injector For Faster Turn Off App 20180006120 - Akiyama; Hidenori ; et al.	2018-01-04
Insulated gate power device using a MOSFET for turning off Grant 9,806,181 - Rodov , et al. October 31, 2	2017-10-31
Insulated Gate Power Devices With Reduced Carrier Injection In Termination Area App 20170047395 - Blanchard; Richard A. ; et al.	2017-02-16
Insulated Gate Power Device Using A Mosfet For Turning Off App 20160204239 - Rodov; Vladimir ; et al.	2016-07-14
Insulated gate turn-off device with turn-off transistor Grant 9,391,184 - Rodov , et al. July 12, 2	2016-07-12
Dual depth trench-gated mos-controlled thyristor with well-defined turn-on characteristics Grant 9,306,048 - Blanchard , et al. April 5, 2	2016-04-05
Insulated Gate Turn-off Device With Turn-off Transistor App 20150349104 - Rodov; Vladimir ; et al.	2015-12-03
Lateral insulated gate turn-off devices Grant 8,937,502 - Blanchard , et al. January 20, 2	2015-01-20
Active edge structures providing uniform current flow in insulated gate turn-off thyristors Grant 8,878,237 - Akiyama , et al. November 4, 2	2014-11-04
MCT device with base-width-determined latching and non-latching states Grant 8,878,238 - Blanchard , et al. November 4, 2	2014-11-04
Vertical Insulated-gate Turn-off Device Having A Planar Gate App 20140240027 - Blanchard; Richard A. ; et al.	2014-08-28
Lateral Insulated Gate Turn-off Devices App 20140240025 - Blanchard; Richard A. ; et al.	2014-08-28
Integrating a trench-gated thyristor with a trench-gated rectifier Grant 8,742,456 - Akiyama , et al. June 3, 2	2014-06-03
Dual Depth Trench-gated Mos-controlled Thyristor With Well-defined Turn-on Characteristics App 20140091855 - Blanchard; Richard A ; et al.	2014-04-03
MCT Device with Base-Width-Determined Latching and Non-Latching States App 20140091358 - Blanchard; Richard A. ; et al.	2014-04-03
Integrating A Trench-gated Thyristor With A Trench-gated Rectifier App 20140054641 - Akiyama; Hidenori ; et al.	2014-02-27
Active Edge Structures Providing Uniform Current Flow In Insulated Gate Turn-off Thyristors App 20140034995 - Akiyama; Hidenori ; et al.	2014-02-06
Systems and methods integrating trench-gated thyristor with trench-gated rectifier Grant 8,569,117 - Akiyama , et al. October 29, 2	2013-10-29
Systems and Methods Integrating Trench-Gated Thyristor With Trench-Gated Rectifier App 20130115739 - Akiyama; Hidenori ; et al.	2013-05-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.