loadpatents
name:-0.022129058837891
name:-0.021118879318237
name:-0.0049319267272949
Tuers; Daniel Patent Filings

Tuers; Daniel

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tuers; Daniel.The latest application filed is for "overhead reduction in data transfer protocol for nand memory".

Company Profile
4.17.19
  • Tuers; Daniel - Kapaa HI
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Overhead Reduction in Data Transfer Protocol for NAND Memory
App 20220179568 - Shah; Grishma ;   et al.
2022-06-09
Inherent adaptive trimming
Grant 10,592,122 - Manohar , et al.
2020-03-17
Reactive power management for non-volatile memory controllers
Grant 10,514,748 - Tidwell , et al. Dec
2019-12-24
Reactive Power Management For Non-volatile Memory Controllers
App 20190094938 - Tidwell; Reed P. ;   et al.
2019-03-28
Biasing schemes for storage of bits in unreliable storage locations
Grant 10,241,704 - Tuers , et al.
2019-03-26
Techniques for reducing read disturb in partially written blocks of non-volatile memory
Grant 9,978,456 - Khandelwal , et al. May 22, 2
2018-05-22
Methods for using pulse signals in memory circuits
Grant 9,940,271 - Tuers , et al. April 10, 2
2018-04-10
Biasing Schemes For Storage Of Bits In Unreliable Storage Locations
App 20170329549 - Tuers; Daniel ;   et al.
2017-11-16
Data storage verification in distributed storage system
Grant 9,794,341 - Manohar , et al. October 17, 2
2017-10-17
Tracking and use of tracked bit values for encoding and decoding data in unreliable memory
Grant 9,780,809 - Tuers , et al. October 3, 2
2017-10-03
Biasing schemes for storage of bits in unreliable storage locations
Grant 9,720,612 - Tuers , et al. August 1, 2
2017-08-01
Pulse Mechanism For Memory Circuit Interruption
App 20170212849 - Tuers; Daniel ;   et al.
2017-07-27
System and method for memory command queue management and configurable memory status checking
Grant 9,626,106 - Hsu , et al. April 18, 2
2017-04-18
Hardware and firmware paths for performing memory read processes
Grant 9,626,286 - Gorobets , et al. April 18, 2
2017-04-18
Pulse mechanism for memory circuit interruption
Grant 9,620,182 - Tuers , et al. April 11, 2
2017-04-11
Defect logging in nonvolatile memory
Grant 9,558,847 - Tuers , et al. January 31, 2
2017-01-31
Datapath management in a memory controller
Grant 9,542,344 - Tuers , et al. January 10, 2
2017-01-10
Tracking And Use Of Tracked Bit Values For Encoding And Decoding Data In Unreliable Memory
App 20160322990 - Tuers; Daniel ;   et al.
2016-11-03
Biasing Schemes For Storage Of Bits In Unreliable Storage Locations
App 20160321000 - Tuers; Daniel ;   et al.
2016-11-03
Inherent Adaptive Trimming
App 20160291883 - Manohar; Abhijeet ;   et al.
2016-10-06
Method and system for adaptively assigning logical block address read counters using a tree structure
Grant 9,423,971 - Song , et al. August 23, 2
2016-08-23
System And Method For Memory Command Queue Management And Configurable Memory Status Checking
App 20160202914 - Hsu; Jonathan ;   et al.
2016-07-14
Multi-level redundancy code for non-volatile memory controller
Grant 9,384,128 - Tuers , et al. July 5, 2
2016-07-05
Defect Logging in Nonvolatile Memory
App 20160148708 - Tuers; Daniel ;   et al.
2016-05-26
Techniques for Reducing Read Disturb in Partially Written Blocks of Non-Volatile Memory
App 20160141046 - Khandelwal; Anubhav ;   et al.
2016-05-19
Method and System for Adaptively Assigning Logical Block Address Read Counters Using a Tree Structure
App 20160098215 - Song; Yiwei ;   et al.
2016-04-07
Hardware Automation For Memory Management
App 20160098344 - Gorobets; Sergey Anatolievich ;   et al.
2016-04-07
Finding read disturbs on non-volatile memories
Grant 9,230,689 - Tuers , et al. January 5, 2
2016-01-05
Data Storage Verification in Distributed Storage System
App 20150381729 - Manohar; Abhijeet ;   et al.
2015-12-31
Adaptive data re-compaction after post-write read verification operations
Grant 9,213,601 - Tuers , et al. December 15, 2
2015-12-15
Multi-Level Redundancy Code for Non-Volatile Memory Controller
App 20150301933 - Tuers; Daniel ;   et al.
2015-10-22
Finding Read Disturbs on Non-Volatile Memories
App 20150262714 - Tuers; Daniel ;   et al.
2015-09-17
Datapath Management in a Memory Controller
App 20150234756 - Tuers; Daniel ;   et al.
2015-08-20
Pulse Mechanism For Memory Circuit Interruption
App 20150187399 - Tuers; Daniel ;   et al.
2015-07-02
Adaptive Data Re-Compaction After Post-Write Read Verification Operations
App 20150154069 - Tuers; Daniel ;   et al.
2015-06-04
Adaptive Context Disbursement for Improved Performance in Non-Volatile Memory Systems
App 20150149694 - Tuers; Daniel ;   et al.
2015-05-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed