Tsuruda; Takahiro

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tsuruda; Takahiro.The latest application filed is for "novel application of soybean emulsion composition to soybean-derived raw material-containing food or beverage".

Company Profile

0.23.15

Tsuruda; Takahiro - Saga JP
Tsuruda; Takahiro - Hyogo JP
Tsuruda; Takahiro - Sennan JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Application of soybean emulsion composition to soybean-derived raw material-containing food or beverage Grant 9,101,158 - Samoto , et al. August 11, 2	2015-08-11
Novel Application Of Soybean Emulsion Composition To Soybean-derived Raw Material-containing Food Or Beverage App 20140113013 - Samoto; Masahiko ; et al.	2014-04-24
Semiconductor memory device including an SOI substrate App 20070257313 - Hidaka; Hideto ; et al.	2007-11-08
Semiconductor memory device including an SOI substrate Grant 7,242,060 - Hidaka , et al. July 10, 2	2007-07-10
Semiconductor memory device including an SOI substrate App 20070052028 - Hidaka; Hideto ; et al.	2007-03-08
Semiconductor memory device including an SOI substrate Grant 7,138,684 - Hidaka , et al. November 21, 2	2006-11-21
Semiconductor memory device including an SOI App 20060118849 - Hidaka; Hideto ; et al.	2006-06-08
Semiconductor memory device including an SOI substrate App 20050001254 - Hidaka, Hideto ; et al.	2005-01-06
Semiconductor device using an SOI substrate Grant 6,787,853 - Hidaka , et al. September 7, 2	2004-09-07
Semiconductor memory device including an SOI substrate Grant 6,768,662 - Hidaka , et al. July 27, 2	2004-07-27
Semiconductor device using an SOI substrate App 20040067614 - Hidaka, Hideto ; et al.	2004-04-08
Semiconductor memory device including an SOI substrate App 20030206472 - Hidaka, Hideto ; et al.	2003-11-06
Nonvolatile semiconductor memory device capable of writing multilevel data at high rate Grant 6,606,266 - Tsuruda August 12, 2	2003-08-12
Nonvolatile semiconductor memory device capable of writing multilevel data at high rate App 20030095432 - Tsuruda, Takahiro	2003-05-22
Non-volatile Semiconductor Memory Device With Writing Sequence Enabling Early-stage Judgement Of Writing App 20020176278 - Tsuruda, Takahiro	2002-11-28
Semiconductor memory device including an SOI App 20020101754 - Hidaka, Hideto ; et al.	2002-08-01
Semiconductor memory device including memory cell transistors formed on SOI substrate and having fixed body regions Grant 6,384,445 - Hidaka , et al. May 7, 2	2002-05-07
Semiconductor memory device including an SOI substrate Grant 6,385,159 - Hidaka , et al. May 7, 2	2002-05-07
Semiconductor Device Using An Soi Substrate App 20020047157 - HIDAKA, HIDETO ; et al.	2002-04-25
Non-volatile semiconductor memory device having a low defective rate App 20020024843 - Tsuruda, Takahiro	2002-02-28
Semiconductor Memory Device Capable Of Performing Stable Operation For Noise While Preventing Increase In Chip Area App 20010045583 - MORISHITA, FUKASHI ; et al.	2001-11-29
Semiconductor memory device including an SOI substrate App 20010014047 - Hidaka, Hideto ; et al.	2001-08-16
Semiconductor memory device Grant 6,272,034 - Kinoshita , et al. August 7, 2	2001-08-07
High speed operable semiconductor memory device with memory blocks arranged about the center Grant 6,215,720 - Amano , et al. April 10, 2	2001-04-10
Semiconductor memory device including an SOI substrate Grant 6,091,647 - Hidaka , et al. July 18, 2	2000-07-18
High speed operable semiconductor memory device with memory blocks arranged about the center Grant 6,072,743 - Amano , et al. June 6, 2	2000-06-06
Multi-bank clock synchronous type semiconductor memory device having improved memory array and power supply arrangement Grant 6,064,621 - Tanizaki , et al. May 16, 2	2000-05-16
Semiconductor memory device including memory cell transistors formed on SOI substrate and having fixed body regions Grant 6,018,172 - Hidaka , et al. January 25, 2	2000-01-25
Semiconductor memory device capable of increasing chip yields while maintaining rapid operation Grant 5,914,907 - Kobayashi , et al. June 22, 1	1999-06-22
Semiconductor memory device including an SOI substrate Grant 5,825,696 - Hidaka , et al. October 20, 1	1998-10-20
Semiconductor memory device having hierarchical bit line structure Grant 5,815,428 - Tsuruda , et al. September 29, 1	1998-09-29
Dynamic semiconductor memory device using sense amplifier as cache memory Grant 5,734,614 - Tsuruda , et al. March 31, 1	1998-03-31
Semiconductor memory and semiconductor device having SOI structure Grant 5,635,744 - Hidaka , et al. June 3, 1	1997-06-03
Semiconductor memory device responsive to hierarchical internal potentials Grant 5,604,707 - Kuge , et al. February 18, 1	1997-02-18
Signal output circuit operating stably and arrangement of power supply interconnection line therefor in semiconductor integrated circuit device Grant 5,574,397 - Tomishima , et al. November 12, 1	1996-11-12
Process for producing imitation marzipan Grant 4,880,644 - Matsunami , et al. November 14, 1	1989-11-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.