loadpatents
Patent applications and USPTO patent grants for Tseng; Wei-Hsiang.The latest application filed is for "method of manufacturing semiconductor structure".
Patent | Date |
---|---|
Architecture of in-memory computing memory device for use in artificial neuron Grant 11,379,714 - Peng , et al. July 5, 2 | 2022-07-05 |
Wafer alignment mark scheme Grant 11,162,777 - Tseng , et al. November 2, 2 | 2021-11-02 |
Substrate processing apparatus and substrate processing method Grant 11,014,103 - Lee , et al. May 25, 2 | 2021-05-25 |
Method Of Manufacturing Semiconductor Structure App 20210057206 - LEE; YUNG-YAO ;   et al. | 2021-02-25 |
Method and apparatus for manufacturing semiconductor structure Grant 10,867,872 - Lee , et al. December 15, 2 | 2020-12-15 |
Wafer Alignment Mark Scheme App 20200132436 - Tseng; Wei-Hsiang ;   et al. | 2020-04-30 |
Integrated Circuit For Convolution Calculation In Deep Neural Network And Method Thereof App 20200090030 - HUANG; Shen-Jui ;   et al. | 2020-03-19 |
Method And Apparatus For Manufacturing Semiconductor Structure App 20200035570 - LEE; YUNG-YAO ;   et al. | 2020-01-30 |
Wafer alignment mark scheme Grant 10,514,247 - Tseng , et al. Dec | 2019-12-24 |
Architecture Of In-memory Computing Memory Device For Use In Artificial Neuron App 20190370640 - PENG; Chi-Wei ;   et al. | 2019-12-05 |
Digital modulating device, frequency doubling modulator thereof and frequency doubler Grant 10,305,427 - Lin , et al. | 2019-05-28 |
Substrate Processing Apparatus And Substrate Processing Method App 20190030550 - LEE; YUNG-YAO ;   et al. | 2019-01-31 |
Digital Modulating Device, Frequency Doubling Modulator Thereof And Frequency Doubler App 20180254743 - LIN; Yo-Sheng ;   et al. | 2018-09-06 |
Wafer Alignment Mark Scheme App 20180128597 - Tseng; Wei-Hsiang ;   et al. | 2018-05-10 |
Wafer alignment mark scheme Grant 9,863,754 - Tseng , et al. January 9, 2 | 2018-01-09 |
Wafer alignment mark scheme Grant 9,640,487 - Tseng , et al. May 2, 2 | 2017-05-02 |
Wafer Alignment Mark Scheme App 20150219448 - TSENG; Wei-Hsiang ;   et al. | 2015-08-06 |
Wafer Alignment Mark Scheme App 20150002846 - TSENG; Wei-Hsiang ;   et al. | 2015-01-01 |
Track spin wafer chuck Grant 08616539 - | 2013-12-31 |
Track spin wafer chuck Grant 8,616,539 - Tseng , et al. December 31, 2 | 2013-12-31 |
Wafer Alignment Mark Scheme App 20130258339 - TSENG; Wei-Hsiang ;   et al. | 2013-10-03 |
Track Spin Wafer Chuck App 20130156947 - Tseng; Wei-Hsiang ;   et al. | 2013-06-20 |
Method For Encoding Data Written To Optical Storage Media App 20080175137 - Tseng; Wei-Hsiang ;   et al. | 2008-07-24 |
Defect estimation apparatus and related method Grant 7,395,462 - Tseng , et al. July 1, 2 | 2008-07-01 |
EFM/EFM+ encoder and method thereof Grant 7,378,994 - Tseng , et al. May 27, 2 | 2008-05-27 |
Defect Estimation Apparatus And Related Method App 20070150212 - Tseng; Wei-Hsiang ;   et al. | 2007-06-28 |
Information Recording Device And Related Method App 20070133367 - Tseng; Wei-Hsiang ;   et al. | 2007-06-14 |
Information Recording Device And Related Method App 20070127343 - Tseng; Wei-Hsiang ;   et al. | 2007-06-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.