loadpatents
Patent applications and USPTO patent grants for Tseng; Pei-Ling.The latest application filed is for "dynamic inhibit voltage to reduce write power for random-access memory".
Patent | Date |
---|---|
Dynamic Inhibit Voltage To Reduce Write Power For Random-access Memory App 20220254412 - Lin; Zheng-Jun ;   et al. | 2022-08-11 |
RRAM circuit and method Grant 11,393,528 - Chou , et al. July 19, 2 | 2022-07-19 |
Memory sense amplifier with precharge Grant 11,348,638 - Lin , et al. May 31, 2 | 2022-05-31 |
Hybrid Self-tracking Reference Circuit For Rram Cells App 20210241830 - Lin; Zheng-Jun ;   et al. | 2021-08-05 |
Rram Circuit And Method App 20210201994 - CHOU; Chung-Cheng ;   et al. | 2021-07-01 |
Rram Circuit And Method App 20210174871 - CHOU; Chung-Cheng ;   et al. | 2021-06-10 |
RRAM current limiting circuit Grant 10,950,303 - Chou , et al. March 16, 2 | 2021-03-16 |
RRAM circuit and method Grant 10,930,344 - Chou , et al. February 23, 2 | 2021-02-23 |
Memory Sense Amplifier With Precharge App 20200388333 - Lin; Zheng-Jun ;   et al. | 2020-12-10 |
Memory sense amplifier with precharge Grant 10,755,780 - Lin , et al. A | 2020-08-25 |
Rram Circuit And Method App 20190371397 - CHOU; Chung-Cheng ;   et al. | 2019-12-05 |
Rram Circuit And Method App 20190371398 - CHOU; Chung-Cheng ;   et al. | 2019-12-05 |
Pre-charge High Speed Sense Scheme For Rram App 20190287612 - Lin; Zheng-Jun ;   et al. | 2019-09-19 |
Driving power generating circuit and a method for generating a driving power Grant 10,008,921 - Cheng , et al. June 26, 2 | 2018-06-26 |
Lighting apparatus of adjustable color temperature and a method for adjusting color temperature thereof Grant 9,693,421 - Tseng , et al. June 27, 2 | 2017-06-27 |
Driving Power Generating Circuit And A Method For Generating A Driving Power App 20170070133 - Cheng; Chih-Ping ;   et al. | 2017-03-09 |
Lighting Apparatus Of Adjustable Color Temperature And A Method For Adjusting Color Temperature Thereof App 20160381761 - Tseng; Pei-Ling ;   et al. | 2016-12-29 |
Resistive memory system, driver circuit thereof and method for setting resistance thereof Grant 9,443,588 - Tseng , et al. September 13, 2 | 2016-09-13 |
Resistive Memory System, Driver Circuit Thereof And Method For Setting Resistance Thereof App 20160118120 - Tseng; Pei-Ling ;   et al. | 2016-04-28 |
Through silicon via repair circuit of semiconductor apparatus Grant 9,219,479 - Tseng , et al. December 22, 2 | 2015-12-22 |
Through silicon via repair circuit Grant 9,136,250 - Tseng , et al. September 15, 2 | 2015-09-15 |
Through silicon via repair circuit of semiconductor device Grant 9,136,843 - Tseng , et al. September 15, 2 | 2015-09-15 |
Varactor that applies bias voltage to two through wafer vias to determine capacitance of depletion region capacitor formed between the two through wafer vias Grant 9,076,771 - Li , et al. July 7, 2 | 2015-07-07 |
Through silicon via bidirectional repair circuit of semiconductor apparatus Grant 9,059,586 - Tseng , et al. June 16, 2 | 2015-06-16 |
Through Silicon Via Repair Circuit Of Semiconductor Device App 20140340113 - TSENG; Pei-Ling ;   et al. | 2014-11-20 |
Through Silicon Via Bidirectional Repair Circuit Of Semiconductor Apparatus App 20140185174 - Tseng; Pei-Ling ;   et al. | 2014-07-03 |
Through Silicon Via Repair Circuit App 20140184322 - Tseng; Pei-Ling ;   et al. | 2014-07-03 |
Varactor App 20140175606 - Li; Sih-Han ;   et al. | 2014-06-26 |
Through Silicon Via Repair Circuit Of Semiconductor Apparatus App 20140145753 - Tseng; Pei-Ling ;   et al. | 2014-05-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.