Tseng; Joshua

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tseng; Joshua.The latest application filed is for "method for manufacturing a dual work function semiconductor device and the semiconductor device made thereof".

Company Profile

1.13.15

Tseng; Joshua - Tervuren BE
Tseng; Joshua - Redwood City CA
Tseng; Joshua - Linkou Township Taipei County TW
Tseng; Joshua - Trevuren BE
Tseng; Joshua - Hsin-Chu TW
Tseng; Joshua - Hsinchu County TW
Tseng; Joshua - Ban-Shan County TW
Tseng; Joshua - Bao-Shan Village TW
Tseng; Joshua - Red Wood City CA
Tseng, Joshua - Hsin-chu Hsien TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for manufacturing a dual work function semiconductor device and the semiconductor device made thereof Grant 10,424,517 - Tseng , et al. Sept	2019-09-24
Method for Manufacturing A Dual Work Function Semiconductor Device and the Semiconductor Device Made Thereof App 20160365289 - Tseng; Joshua ; et al.	2016-12-15
Method for fabricating a dual work function semiconductor device and the device made thereof Grant 9,024,299 - Li , et al. May 5, 2	2015-05-05
Connection Forwarding App 20130145036 - Ly; Kand ; et al.	2013-06-06
Nanochannel device and method for manufacturing thereof Grant 8,384,195 - Wang , et al. February 26, 2	2013-02-26
Connection forwarding Grant 8,386,637 - Ly , et al. February 26, 2	2013-02-26
Connection Forwarding App 20120166661 - Ly; Kand ; et al.	2012-06-28
Connection forwarding Grant 8,140,690 - Ly , et al. March 20, 2	2012-03-20
Nanochannel Device and Method for Manufacturing Thereof App 20110272789 - Wang; Gang ; et al.	2011-11-10
High-K dielectric metal gate device structure Grant 7,829,949 - Tseng , et al. November 9, 2	2010-11-09
Method For Manufacturing A Dual Work Function Semiconductor Device And The Semiconductor Device Made Thereof App 20100219481 - Tseng; Joshua ; et al.	2010-09-02
Method For Fabricating A Dual Work Function Semiconductor Device And The Device Made Thereof App 20100109095 - Li; Zilan ; et al.	2010-05-06
High-K dielectric metal gate device structure App 20100044800 - Tseng; Joshua ; et al.	2010-02-25
High-k dielectric metal gate device structure and method for forming the same Grant 7,625,791 - Tseng , et al. December 1, 2	2009-12-01
Method to implement stress free polishing Grant 7,544,606 - Wang , et al. June 9, 2	2009-06-09
High-k Dielectric Metal Gate Device Structure And Method For Forming The Same App 20090108365 - Tseng; Joshua ; et al.	2009-04-30
Connection Forwarding App 20090094371 - Ly; Kand ; et al.	2009-04-09
Method for improving low-K dielectrics by supercritical fluid treatments Grant 7,387,973 - Wang , et al. June 17, 2	2008-06-17
Method for forming dual damascenes with supercritical fluid treatments Grant 7,332,449 - Wang , et al. February 19, 2	2008-02-19
Method for forming dual damascenes with supercritical fluid treatments App 20070241455 - Wang; Ching-Ya ; et al.	2007-10-18
Novel method to implement stress free polishing App 20060276030 - Wang; Jean ; et al.	2006-12-07
Connection forwarding App 20060248194 - Ly; Kand ; et al.	2006-11-02
Method for improving low-K dielectrics by supercritical fluid treatments App 20060073697 - Wang; Ching-Ya ; et al.	2006-04-06
FIB exposure of alignment marks in MIM technology App 20050186753 - Chen, Ping-Hsu ; et al.	2005-08-25
Method of integrating post-etching cleaning process with deposition for semiconductor device App 20050158664 - Tseng, Joshua ; et al.	2005-07-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.