Tsai; Meng-Jin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tsai; Meng-Jin.The latest application filed is for "chemical mechanical polishing method".

Company Profile

0.15.6

Tsai; Meng-Jin - Kaohsiung TW
Tsai; Meng-Jin - Kaohsiung City TW
Tsai; Meng-Jin - Hsinchu Hsien TW
Tsai; Meng-Jin - Kao-Hsiung TW
Tsai, Meng-Jin - Bao Shan TW
Tsai; Meng-Jin - Hsin-Chu TW
Tsai; Meng-Jin - Pao-Shan Hsiang TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Chemical mechanical polishing method Grant 8,389,410 - Wu , et al. March 5, 2	2013-03-05
Chemical Mechanical Polishing Method App 20110189854 - Wu; Kun-Lin ; et al.	2011-08-04
Chemical-mechanical polishing method Grant 7,947,603 - Wu , et al. May 24, 2	2011-05-24
Chemical-mechanical Polishing Method App 20080102635 - Wu; Kun-Lin ; et al.	2008-05-01
Chemical-mechanical polishing method Grant 7,335,598 - Wu , et al. February 26, 2	2008-02-26
Manufacturing method of passivation layer on wafer and manufacturing method of bumps on wafer App 20060084259 - Tsai; Meng-Jin	2006-04-20
Chemical-mechanical polishing method App 20050186799 - Wu, Kun-Lin ; et al.	2005-08-25
Chemical-mechanical polishing method Grant 6,913,993 - Wu , et al. July 5, 2	2005-07-05
Method of forming separated spacer structures in mixed-mode integrated circuits Grant 6,403,487 - Huang , et al. June 11, 2	2002-06-11
Chemical-mechanical polishing method App 20020052117 - Wu, Kun-Lin ; et al.	2002-05-02
Metal-insulator-metal capacitor Grant 6,232,197 - Tsai May 15, 2	2001-05-15
Damascene process with anti-reflection coating App 20010000034 - Tsai, Meng-Jin ; et al.	2001-03-15
Method of fabricating a shallow trench isolation Grant 6,114,220 - Tsai September 5, 2	2000-09-05
Dual damascene technique Grant 6,001,735 - Tsai December 14, 1	1999-12-14
Method of forming a shallow trench isolation region Grant 5,981,353 - Tsai November 9, 1	1999-11-09
Method for forming gate oxide layers of various predefined thicknesses Grant 5,926,729 - Tsai , et al. July 20, 1	1999-07-20
Differential gate oxide thickness by nitrogen implantation for mixed mode and embedded VLSI circuits Grant 5,920,779 - Sun , et al. July 6, 1	1999-07-06
Method of forming a shallow trench isolation region Grant 5,913,132 - Tsai June 15, 1	1999-06-15
Method for forming shallow trench isolation Grant 5,712,185 - Tsai , et al. January 27, 1	1998-01-27
Liquid crystal display including concentric shapes and radial spokes which has an improved viewing angle Grant 5,610,743 - Tsai March 11, 1	1997-03-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.