Tsai; Chau-Chad

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tsai; Chau-Chad.The latest application filed is for "chipset and northbridge with raid access".

Company Profile

0.18.15

Tsai; Chau-Chad - Hsin-Tien TW
Tsai; Chau-Chad - Taipei TW
Tsai; Chau-Chad - Hsin-Tien City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of hot switching data transfer rate on bus Grant 8,060,676 - Tsai , et al. November 15, 2	2011-11-15
Chipset and northbridge with raid access Grant 7,805,567 - Su , et al. September 28, 2	2010-09-28
Chipset And Northbridge With Raid Access App 20080104320 - Su; Chun-Yuan ; et al.	2008-05-01
Expansion adapter supporting both PCI and AGP device functions Grant 7,136,955 - Su , et al. November 14, 2	2006-11-14
Method of hot switching data transfer rate on bus App 20060206644 - Tsai; Chau-Chad ; et al.	2006-09-14
Method of hot switching data transfer rate on bus Grant 7,107,373 - Tsai , et al. September 12, 2	2006-09-12
Data transmission sequencing method associated with briding device and application system Grant 7,051,148 - Lai , et al. May 23, 2	2006-05-23
Processing method, chip set and controller for supporting message signaled interrupt Grant 6,941,398 - Lai , et al. September 6, 2	2005-09-06
Interface, structure and method for transmitting data of PCI bus which uses bus request signal for judging whether a device supporting dual transmission mode Grant 6,934,789 - Peng , et al. August 23, 2	2005-08-23
Bus for supporting plural signal line configurations and switch method thereof Grant 6,925,517 - Peng , et al. August 2, 2	2005-08-02
Expansion adapter supporting both PCI and AGP device functions App 20050097254 - Su, Chun-Yuan ; et al.	2005-05-05
Peripheral device interface chip cache and data synchronization method Grant 6,836,829 - Tsai , et al. December 28, 2	2004-12-28
Bus For Supporting Plural Signal Line Configurations And Switch Method Thereof App 20040215866 - Peng, Sheng-Chang ; et al.	2004-10-28
Method and system for dividing configuration space Grant 6,795,883 - Tsai September 21, 2	2004-09-21
Arbitration of control chipsets in bus transaction Grant 6,721,833 - Lai , et al. April 13, 2	2004-04-13
Data accessing system with an access request pipeline and access method thereof Grant 6,718,400 - Tsai , et al. April 6, 2	2004-04-06
PCI system controller capable of delayed transaction Grant 6,694,400 - Lai , et al. February 17, 2	2004-02-17
Control chipset, and data transaction method and signal transmission devices therefor Grant 6,684,284 - Lai , et al. January 27, 2	2004-01-27
Method of adjusting an access sequencing scheme for a number of PCI- compliant units coupled to a PCI bus system Grant 6,678,771 - Tsai , et al. January 13, 2	2004-01-13
Bus For Supporting Plural Signal Line Configurations And Switch Method Thereof App 20030189987 - Peng, Sheng-Chang ; et al.	2003-10-09
Two-way cache system and method for interfacing a memory unit with a peripheral device using first and second cache data regions Grant 6,622,213 - Tsai , et al. September 16, 2	2003-09-16
Data-transmission control method App 20030172222 - Lai, Jiin ; et al.	2003-09-11
Method of hot switching data transfer rate on bus App 20030115398 - Tsai, Chau-Chad ; et al.	2003-06-19
Delayed transaction method and device used in a PCI system Grant 6,549,964 - Lai , et al. April 15, 2	2003-04-15
Delayed transaction method and device used in a PCI system App 20030070018 - Lai, Jiin ; et al.	2003-04-10
Method and apparatus for arbitrating access to a PCI bus by a plurality of functions in a multi-function master Grant 6,546,448 - Lai , et al. April 8, 2	2003-04-08
Data transmission sequencing method associated with briding device and application system App 20020184427 - Lai, Jiin ; et al.	2002-12-05
Method and system for dividing configuration space App 20020147868 - Tsai, Chau-Chad	2002-10-10
Two-way cache system and method of operation for interfacing with a peripheral device App 20020026562 - Tsai, Chau-Chad ; et al.	2002-02-28
Interface, structure and method for transmitting data of PCI bus App 20010034802 - Peng, Sheng-Chang ; et al.	2001-10-25
Processing method, chip set and controller for supporting message signaled interrupt App 20010032287 - Lai, Jiin ; et al.	2001-10-18
Peripheral device interface chip cache and data synchronization method App 20010032295 - Tsai, Chau-Chad ; et al.	2001-10-18
Arbitration of control chipsets in bus transaction App 20010004749 - Lai, Jiin ; et al.	2001-06-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.