loadpatents
Patent applications and USPTO patent grants for Trudel; Murray L..The latest application filed is for "process for fabricating a contactless floating gate memory array utilizing wordline trench vias".
Patent | Date |
---|---|
Process for fabricating a contactless floating gate memory array utilizing wordline trench vias Grant 5,087,584 - Wada , et al. February 11, 1 | 1992-02-11 |
Method for fabricating improved complementary metal oxide semiconductor devices Grant 4,391,650 - Pfeifer , et al. July 5, 1 | 1983-07-05 |
Earom cell matrix and logic arrays with common memory gate Grant 4,380,804 - Lockwood , et al. April 19, 1 | 1983-04-19 |
Low voltage nonvolatile memory device Grant 4,353,083 - Trudel , et al. October 5, 1 | 1982-10-05 |
Method for conditioning nitride surface Grant 4,330,569 - Gulett , et al. May 18, 1 | 1982-05-18 |
Polysilicon-to-substrate contact processing Grant 4,305,760 - Trudel December 15, 1 | 1981-12-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.