loadpatents
name:-0.022006988525391
name:-0.014958143234253
name:-0.008493185043335
Trinh; Stephen Patent Filings

Trinh; Stephen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Trinh; Stephen.The latest application filed is for "digital output mechanisms for analog neural memory in a deep learning artificial neural network".

Company Profile
9.16.26
  • Trinh; Stephen - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Testing circuitry and methods for analog neural memory in artificial neural network
Grant 11,449,741 - Tran , et al. September 20, 2
2022-09-20
Decoding system and physical layout for analog neural memory in deep learning artificial neural network
Grant 11,423,979 - Tran , et al. August 23, 2
2022-08-23
Testing circuitry and methods for analog neural memory in artificial neural network
Grant 11,393,546 - Tran , et al. July 19, 2
2022-07-19
Digital Output Mechanisms For Analog Neural Memory In A Deep Learning Artificial Neural Network
App 20220215239 - Tran; Hieu Van ;   et al.
2022-07-07
Analog neural memory array in artificial neural network with substantially constant array source impedance with adaptive weight mapping and distributed power
Grant 11,355,184 - Tran , et al. June 7, 2
2022-06-07
Word Line And Control Gate Line Tandem Decoder For Analog Neural Memory In Deep Learning Artificial Neural Network
App 20220172781 - Tran; Hieu Van ;   et al.
2022-06-02
Word line and control gate line tandem decoder for analog neural memory in deep learning artificial neural network
Grant 11,289,164 - Tran , et al. March 29, 2
2022-03-29
Adaptive Bias Decoder For Analog Neural Memory Array In Artificial Neural Network
App 20220004860 - Tran; Hieu Van ;   et al.
2022-01-06
Word Line And Control Gate Line Tandem Decoder For Analog Neural Memory In Deep Learning Artificial Neural Network
App 20210383869 - Tran; Hieu Van ;   et al.
2021-12-09
Analog Neural Memory Array In Artificial Neural Network Comprising Logical Cells And Improved Programming Mechanism
App 20210358551 - TRAN; HIEU VAN ;   et al.
2021-11-18
Analog Neural Memory Array In Artificial Neural Network With Source Line Pulldown Mechanism
App 20210350217 - Tran; Hieu Van ;   et al.
2021-11-11
Algorithms and circuitry for verifying a value stored during a programming operation of a non-volatile memory cell in an analog neural memory in deep learning artificial neural network
Grant 11,144,824 - Tran , et al. October 12, 2
2021-10-12
Precision Tuning Of A Page Or Word Of Non-volatile Memory Cells And Associated High Voltage Circuits For An Analog Neural Memory Array In An Artificial Neural Network
App 20210295907 - TRAN; HIEU VAN ;   et al.
2021-09-23
Analog Neural Memory Array In Artificial Neural Network With Substantially Constant Array Source Impedance With Adaptive Weight Mapping And Distributed Power
App 20210280239 - Tran; Hieu Van ;   et al.
2021-09-09
Analog Neural Memory Array Storing Synapsis Weights In Differential Cell Pairs In Artificial Neural Network
App 20210280240 - Tran; Hieu Van ;   et al.
2021-09-09
Concurrent read and reconfigured write operations in a memory device
Grant 11,094,375 - Intrater , et al. August 17, 2
2021-08-17
Nonvolatile memory devices, systems and methods with switching charge pump architectures
Grant 11,056,155 - Trinh , et al. July 6, 2
2021-07-06
Input And Digital Output Mechanisms For Analog Neural Memory In A Deep Learning Artificial Neural Network
App 20210118894 - Tran; Hieu Van ;   et al.
2021-04-22
Testing Circuitry And Methods For Analog Neural Memory In Artificial Neural Network
App 20210019608 - Tran; Hieu Van ;   et al.
2021-01-21
Testing Circuitry And Methods For Analog Neural Memory In Artificial Neural Network
App 20210020255 - Tran; Hieu Van ;   et al.
2021-01-21
Output Array Neuron Conversion And Calibration For Analog Neural Memory In Deep Learning Artificial Neural Network
App 20200349422 - Tran; Hieu Van ;   et al.
2020-11-05
Configurable Input Blocks And Output Blocks And Physical Layout For Analog Neural Memory In Deep Learning Artificial Neural Network
App 20200349421 - Tran; Hieu Van ;   et al.
2020-11-05
Decoding System And Physical Layout For Analog Neural Memory In Deep Learning Artificial Neural Network
App 20200342938 - TRAN; HIEU VAN ;   et al.
2020-10-29
Algorithms And Circuitry For Verifying A Value Stored During A Programming Operation Of A Non-volatile Memory Cell In An Analog
App 20200242461 - Tran; Hieu Van ;   et al.
2020-07-30
Precision Programming Circuit For Analog Neural Memory In Deep Learning Artificial Neural Network
App 20200242460 - Tran; Hieu Van ;   et al.
2020-07-30
Concurrent Read And Reconfigured Write Operations In A Memory Device
App 20200202924 - Intrater; Gideon ;   et al.
2020-06-25
Concurrent read and reconfigured write operations in a memory device
Grant 10,636,480 - Intrater , et al.
2020-04-28
Concurrent Read And Reconfigured Write Operations In A Memory Device
App 20180166130 - Intrater; Gideon ;   et al.
2018-06-14
Concurrent read and write operations in a serial flash device
Grant 9,812,200 - Intrater , et al. November 7, 2
2017-11-07
Ultra-deep power-down mode for memory devices
Grant 9,483,108 - De Caro , et al. November 1, 2
2016-11-01
Concurrent Read And Write Operations In A Serial Flash Device
App 20160012891 - Intrater; Gideon ;   et al.
2016-01-14
Ultra-deep Power-down Mode For Memory Devices
App 20150241956 - De Caro; Richard V. ;   et al.
2015-08-27
Ultra-deep power-down mode for memory devices
Grant 9,037,890 - De Caro , et al. May 19, 2
2015-05-19
Adaptive programming for non-volatile memory devices
Grant 8,885,413 - Manea , et al. November 11, 2
2014-11-11
Ultra-deep Power-down Mode For Memory Devices
App 20140032956 - De Caro; Richard V. ;   et al.
2014-01-30
Adaptive Programming For Non-Volatile Memory Devices
App 20130250692 - Manea; Danut ;   et al.
2013-09-26
Column redundancy RAM for dynamic bit replacement in FLASH memory
Grant 7,515,469 - Chen , et al. April 7, 2
2009-04-07
Column Redundancy Ram For Dynamic Bit Replacement In Flash Memory
App 20090086541 - Chen; Alan ;   et al.
2009-04-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed