Trieu, Tuong P.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Trieu, Tuong P..The latest application filed is for "apparatus and a method to adjust signal timing on a memory interface".
- Trieu, Tuong P. - Folsom CA
| Patent | Date |
|---|---|
| Apparatus and a method to adjust signal timing on a memory interface App 20050190193 - Freker, David E. ; et al. | 2005-09-01 |
| Method and apparatus for improving read latency for processor to system memory read transactions Grant 6,629,217 - Clohset , et al. September 30, 2 | 2003-09-30 |
| Arbitration mechanism for a computer system having a unified memory architecture Grant 6,330,646 - Clohset , et al. December 11, 2 | 2001-12-11 |
| Abort of DRAM read ahead when PCI read multiple has ended Grant 6,314,472 - Trieu , et al. November 6, 2 | 2001-11-06 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 