Tran; Thungoc M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tran; Thungoc M..The latest application filed is for "simulation tool for high-speed communications links".

Company Profile

2.58.12

Tran; Thungoc M. - San Jose CA
Tran; Thungoc M - San Jose CA
- San Jose CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Simulation tool for high-speed communications links Grant 9,405,865 - Li , et al. August 2, 2	2016-08-02
Multimode current mirror circuitry Grant 9,383,763 - Liu , et al. July 5, 2	2016-07-05
Apparatus and method for polarity tap control Grant 9,094,239 - Luo , et al. July 28, 2	2015-07-28
Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits Grant 9,077,330 - Nguyen , et al. July 7, 2	2015-07-07
Clock duty cycle calibration circuitry Grant 9,030,244 - Luo , et al. May 12, 2	2015-05-12
Power supply filtering for programmable logic device having heterogeneous serial interface architecture Grant 8,976,804 - Shumarayev , et al. March 10, 2	2015-03-10
Apparatus and methods for on-die instrumentation Grant 8,837,571 - Ke , et al. September 16, 2	2014-09-16
Equalizer circuitry with selectable tap positions and coefficients Grant 8,705,602 - Ding , et al. April 22, 2	2014-04-22
Simulation Tool for High-Speed Communications Links App 20140107997 - Li; Peng ; et al.	2014-04-17
Serializer Circuitry For High-speed Serial Data Transmitters On Programmable Logic Device Integrated Circuits App 20140009188 - Nguyen; Toan Thanh ; et al.	2014-01-09
Simulation tool for high-speed communications links Grant 8,626,474 - Li , et al. January 7, 2	2014-01-07
Multi-purpose phase-locked loop for low cost transceiver Grant 08619931 -	2013-12-31
Multi-purpose phase-locked loop for low cost transceiver Grant 8,619,931 - Pham , et al. December 31, 2	2013-12-31
Apparatus and methods for serial interfaces with shared datapaths Grant 8,571,059 - Zaliznyak , et al. October 29, 2	2013-10-29
Multiple channel bonding in a high speed clock network Grant 8,464,088 - Nguyen , et al. June 11, 2	2013-06-11
Techniques for decision feedback equalization that reduce variations in the tap weight Grant 8,416,898 - Luo , et al. April 9, 2	2013-04-09
Offset cancellation in equalizer circuitry Grant 8,417,752 - Chan , et al. April 9, 2	2013-04-09
Apparatus and methods for low-jitter transceiver clocking Grant 8,406,258 - Wong , et al. March 26, 2	2013-03-26
Adaptation circuitry and methods for decision feedback equalizers Grant 8,391,350 - Chan , et al. March 5, 2	2013-03-05
Signal detect for high-speed serial interface Grant 8,290,750 - Wong , et al. October 16, 2	2012-10-16
Phase-locked loop architecture and clock distribution system Grant 8,228,102 - Pham , et al. July 24, 2	2012-07-24
Digital adaptation circuitry and methods for programmable logic devices Grant 8,208,523 - Wong , et al. June 26, 2	2012-06-26
Adaptation Circuitry And Methods For Decision Feedback Equalizers App 20120057627 - Chan; Doris Po Ching ; et al.	2012-03-08
Signal loss detector for high-speed serial interface of a programmable logic device Grant 8,127,215 - Ding , et al. February 28, 2	2012-02-28
High-speed serial data signal interface circuitry with multi-data-rate switching capability Grant 8,126,079 - Tran , et al. February 28, 2	2012-02-28
Serial data signal eye width estimator methods and apparatus Grant 8,081,723 - Ding , et al. December 20, 2	2011-12-20
Simulation Tool For High-speed Communications Links App 20110257953 - Li; Peng ; et al.	2011-10-20
Signal Loss Detector For High-speed Serial Interface Of A Programmable Logic Device App 20110235756 - Ding; Weiqi ; et al.	2011-09-29
Signal loss detector for high-speed serial interface of a programmable logic device Grant 7,996,749 - Ding , et al. August 9, 2	2011-08-09
Digital Adaptation Circuitry And Methods For Programmable Logic Devices App 20110188564 - Wong; Wilson ; et al.	2011-08-04
High-speed serial interface circuitry for programmable logic device integrated circuits Grant 7,944,235 - Shumarayev , et al. May 17, 2	2011-05-17
Digital adaptation circuitry and methods for programmable logic devices Grant 7,920,621 - Wong , et al. April 5, 2	2011-04-05
Power supply filtering for programmable logic device having heterogeneous serial interface architecture Grant 7,903,679 - Shumarayev , et al. March 8, 2	2011-03-08
Signal detect for high-speed serial interface Grant 7,899,649 - Wong , et al. March 1, 2	2011-03-01
Techniques for canceling offsets in differential circuits Grant 7,863,941 - Nguyen , et al. January 4, 2	2011-01-04
High-speed serial data signal interface architectures for programmable logic devices Grant 7,860,203 - Shumarayev , et al. December 28, 2	2010-12-28
Versatile common-mode driver methods and apparatus Grant 7,855,576 - Luo , et al. December 21, 2	2010-12-21
Programmable logic device transceiver architectures that facilitate using various numbers of transceiver channels together Grant 7,812,634 - Shumarayev , et al. October 12, 2	2010-10-12
Clock distribution techniques for channels Grant 7,791,370 - Hoang , et al. September 7, 2	2010-09-07
Half-rate DFE with duplicate path for high data-rate operation Grant 7,782,935 - Wong , et al. August 24, 2	2010-08-24
Increased sensitivity and reduced offset variation in high data rate HSSI receiver Grant 7,777,526 - Shumarayev , et al. August 17, 2	2010-08-17
Leakage compensation in dynamic flip-flop Grant 7,777,529 - Nguyen , et al. August 17, 2	2010-08-17
Integrated circuit architectures with heterogeneous high-speed serial interface circuitry Grant 7,759,972 - Shumarayev , et al. July 20, 2	2010-07-20
Low-power transceiver architectures for programmable logic integrated circuit devices Grant 7,750,674 - Shumarayev , et al. July 6, 2	2010-07-06
High-speed serial interface circuitry for programmable logic device integrated circuits Grant 7,688,106 - Shumarayev , et al. March 30, 2	2010-03-30
Variable external interface circuitry on programmable logic device integrated circuits Grant 7,659,745 - Wong , et al. February 9, 2	2010-02-09
Increased Sensitivity And Reduced Offset Variation In High Data Rate Hssi Receiver App 20090302888 - Shumarayev; Sergey ; et al.	2009-12-10
Systems and methods for offset cancellation in integrated transceivers Grant 7,586,983 - Shumarayev , et al. September 8, 2	2009-09-08
Signal amplitude detection circuitry without pattern dependencies for high-speed serial links Grant 7,576,570 - Wong , et al. August 18, 2	2009-08-18
High-speed serial data transmitter architecture Grant 7,557,615 - Tran , et al. July 7, 2	2009-07-07
Differential bang-bang phase detector (BBPD) with latency reduction Grant 7,482,841 - Nguyen , et al. January 27, 2	2009-01-27
Signal Loss Detector For High-speed Serial Interface Of A Programmable Logic Device App 20090011716 - Ding; Weiqi ; et al.	2009-01-08
High-speed serial interface architecture for a programmable logic device Grant 7,460,040 - Tran , et al. December 2, 2	2008-12-02
Low-power transceiver architectures for programmable logic integrated circuit devices App 20080258765 - Shumarayev; Sergey ; et al.	2008-10-23
Variable external interface circuitry on programmable logic device integrated circuits Grant 7,417,462 - Wong , et al. August 26, 2	2008-08-26
Integration of high-speed serial interface circuitry into programmable logic device architectures Grant 7,414,429 - Kim , et al. August 19, 2	2008-08-19
Low-power transceiver architectures for programmable logic integrated circuit devices Grant 7,403,035 - Shumarayev , et al. July 22, 2	2008-07-22
Digital adaptation circuitry and methods for programmable logic devices App 20080069276 - Wong; Wilson ; et al.	2008-03-20
Integrated circuit serializers with two-phase global master clocks Grant 7,245,240 - Nguyen , et al. July 17, 2	2007-07-17
High-speed serial data receiver architecture App 20070041455 - Tran; Thungoc M. ; et al.	2007-02-22
Apparatus and methods for programmable slew rate control in transmitter circuits App 20070013411 - Asaduzzaman; Kazi ; et al.	2007-01-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.