Tran; Arnold S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tran; Arnold S..The latest application filed is for "shadow registers for least recently used data in cache".

Company Profile

0.9.10

Tran; Arnold S. - South Burlington VT
Tran; Arnold S. - Burlington VT
Tran; Arnold S. - Shokan NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Processor and data processing method incorporating an instruction pipeline with conditional branch direction prediction for fast access to branch target instructions Grant 9,201,654 - Cantin , et al. December 1, 2	2015-12-01
Shadow registers for least recently used data in cache Grant 8,667,223 - Chadwick, Jr. , et al. March 4, 2	2014-03-04
Shadow Registers For Least Recently Used Data In Cache App 20130042068 - Chadwick, JR.; Thomas B. ; et al.	2013-02-14
Processor And Data Processing Method Incorporating An Instruction Pipeline With Conditional Branch Direction Prediction For Fast Access To Branch Target Instructions App 20130007425 - Cantin; Jason F. ; et al.	2013-01-03
Structure for implementing dynamic refresh protocols for DRAM based cache Grant 8,108,609 - Barth , et al. January 31, 2	2012-01-31
Method and system for implementing dynamic refresh protocols for DRAM based cache Grant 8,024,513 - Barth, Jr. , et al. September 20, 2	2011-09-20
Method and system for integrating SRAM and DRAM architecture in set associative cache Grant 7,962,695 - Faucher , et al. June 14, 2	2011-06-14
Method and system for implementing prioritized refresh of DRAM based cache Grant 7,882,302 - Faucher , et al. February 1, 2	2011-02-01
Embedded Dram Having Multi-use Refresh Cycles App 20090193186 - Barth, JR.; John E. ; et al.	2009-07-30
Design Structure For An Embedded Dram Having Multi-use Refresh Cycles App 20090193187 - Barth, Jr.; John E. ; et al.	2009-07-30
Method And System For Implementing Dynamic Refresh Protocols For Dram Based Cache App 20090144506 - Barth, JR.; John E. ; et al.	2009-06-04
Structure For Implementing Dynamic Refresh Protocols For Dram Based Cache App 20090144492 - Barth; John E. ; et al.	2009-06-04
Method And System For Integrating Sram And Dram Architecture In Set Associative Cache App 20090144503 - Faucher; Marc R. ; et al.	2009-06-04
Method And System For Implementing Prioritized Refresh Of Dram Based Cache App 20090144491 - Faucher; Marc R. ; et al.	2009-06-04
Method And Apparatus For Initializing Multiple Processors Residing In An Integrated Circuit App 20060047939 - Devins; Robert J. ; et al.	2006-03-02
Directory look-aside table for a virtual storage system including means for minimizing synonym entries Grant 5,319,761 - Chiarot , et al. June 7, 1	1994-06-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.