loadpatents
name:-0.025048971176147
name:-0.025137901306152
name:-0.0041561126708984
Toussi; Farnaz Patent Filings

Toussi; Farnaz

Patent Applications and Registrations

Patent applications and USPTO patent grants for Toussi; Farnaz.The latest application filed is for "adaptive rebuild scheduling scheme".

Company Profile
0.6.9
  • Toussi; Farnaz - Minneapolis MN
  • Toussi; Farnaz - Eagen MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Adaptive rebuild scheduling scheme
Grant 9,454,433 - Dennett , et al. September 27, 2
2016-09-27
Adaptive rebuild scheduling scheme
Grant 9,396,068 - Dennett , et al. July 19, 2
2016-07-19
Adaptive Rebuild Scheduling Scheme
App 20150301895 - DENNETT; Christopher M. ;   et al.
2015-10-22
Adaptive Rebuild Scheduling Scheme
App 20150301894 - Dennett; Christopher M. ;   et al.
2015-10-22
Host ethernet adapter frame forwarding
Grant 9,137,167 - Gill , et al. September 15, 2
2015-09-15
Host Ethernet Adapter Frame Forwarding
App 20140164553 - Gill; Aaron K. ;   et al.
2014-06-12
Host Ethernet Adapter Frame Forwarding
App 20140160954 - Gill; Aaron K. ;   et al.
2014-06-12
Method for reducing coherence enforcement by selective directory update on replacement of unmodified cache blocks in a directory-based coherent multiprocessor
Grant 8,037,252 - Toussi October 11, 2
2011-10-11
Structure for reducing coherence enforcement by selective directory update on replacement of unmodified cache blocks in a directory-based coherent multiprocessor
Grant 7,945,739 - Toussi May 17, 2
2011-05-17
Method for Reducing Coherence Enforcement by Selective Directory Update on Replacement of Unmodified Cache Blocks in a Directory-Based Coherent Multiprocessor
App 20090063782 - Toussi; Farnaz
2009-03-05
Structure For Reducing Coherence Enforcement By Selective Directory Update On Replacement Of Unmodified Cache Blocks In A Directory-based Coherent Multiprocessor
App 20090063771 - Toussi; Farnaz
2009-03-05
Design Structure For Autonomic Mode Switching For L2 Cache Speculative Accesses Based On L1 Cache Hit Rate
App 20080147977 - Toussi; Farnaz
2008-06-19
Autonomic Mode Switching for L2 Cache Speculative Accesses Based on L1 Cache Hit Rate
App 20080028150 - Toussi; Farnaz
2008-01-31
Eliminating unnecessary data pre-fetches in a multiprocessor computer system
Grant 6,874,067 - Toussi March 29, 2
2005-03-29
Eliminating unnecessary data pre-fetches in a multiprocessor computer system
App 20030196043 - Toussi, Farnaz
2003-10-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed