loadpatents
name:-0.013201951980591
name:-0.017103910446167
name:-0.0040459632873535
Toops; David J. Patent Filings

Toops; David J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Toops; David J..The latest application filed is for "time tracking circuit for fram".

Company Profile
3.13.12
  • Toops; David J. - Lucas TX
  • Toops; David J. - Terrell TX US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Time Tracking Circuit For Fram
App 20220284940 - Toops; David J.
2022-09-08
Time Tracking Circuit For Fram
App 20210082489 - Toops; David J.
2021-03-18
Time tracking circuit for FRAM
Grant 10,854,265 - Toops December 1, 2
2020-12-01
Time Tracking Circuit For Fram
App 20190333561 - Toops; David J.
2019-10-31
Time tracking circuit for FRAM
Grant 10,283,181 - Toops
2019-05-07
Self-latch sense timing in a one-time-programmable memory architecture
Grant 10,192,629 - Qiu , et al. Ja
2019-01-29
Resistor-Capacitor (RC) Delay Circuit With A Precharge Mode
App 20180323775 - Toops; David J.
2018-11-08
Resistor-capacitor (RC) delay circuit with a precharge mode
Grant 10,050,612 - Toops August 14, 2
2018-08-14
Self-Latch Sense Timing in a One-Time-Programmable Memory Architecture
App 20180137928 - Qiu; Yunchen ;   et al.
2018-05-17
Self-latch sense timing in a one-time-programmable memory architecture
Grant 9,881,687 - Qiu , et al. January 30, 2
2018-01-30
Time Tracking Circuit For Fram
App 20170256299 - Toops; David J.
2017-09-07
Self-Latch Sense Timing in a One-Time-Programmable Memory Architecture
App 20170178742 - Qiu; Yunchen ;   et al.
2017-06-22
FRAM compiler and layout
Grant 8,756,558 - Toops , et al. June 17, 2
2014-06-17
Fram Compiler And Layout
App 20130258751 - Toops; David J. ;   et al.
2013-10-03
High reliability and low power redundancy for memory
Grant 8,423,837 - Madan , et al. April 16, 2
2013-04-16
Low-power redundancy for non-volatile memory
Grant 8,381,075 - Toops , et al. February 19, 2
2013-02-19
Low-Power Redundancy for Non-Volatile Memory
App 20110231736 - Toops; David J. ;   et al.
2011-09-22
High Reliability and Low Power Redundancy for Memory
App 20100211853 - Madan; Sudhir K. ;   et al.
2010-08-19
Method and apparatus for optimal write restore for memory
Grant 7,145,822 - Toops December 5, 2
2006-12-05
Method and apparatus for optimal write restore for memory
App 20060198218 - Toops; David J.
2006-09-07
Method and system for power conservation in memory devices
Grant 6,731,564 - Tran , et al. May 4, 2
2004-05-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed