loadpatents
name:-0.0082252025604248
name:-0.011066913604736
name:-0.015997886657715
Tong; Guluke Patent Filings

Tong; Guluke

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tong; Guluke.The latest application filed is for "programmble clock data recovery (cdr) system including multiple phase error control paths".

Company Profile
3.7.8
  • Tong; Guluke - San Ramon CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Programmable clock data recovery (CDR) system including multiple phase error control paths
Grant 10,523,411 - Li , et al. Dec
2019-12-31
Programmble Clock Data Recovery (cdr) System Including Multiple Phase Error Control Paths
App 20190305926 - Li; Shenggao ;   et al.
2019-10-03
Open-loop voltage regulation and drift compensation for digitally controlled oscillator (DCO)
Grant 10,284,210 - Li , et al.
2019-05-07
Open-loop Voltage Regulation And Drift Compensation For Digitally Controlled Oscillator (dco)
App 20160365866 - Li; Shenggao ;   et al.
2016-12-15
Open-loop voltage regulation and drift compensation for digitally controlled oscillator (DCO)
Grant 9,455,727 - Li , et al. September 27, 2
2016-09-27
Open-loop Voltage Regulation And Drift Compensation For Digitally Controlled Oscillator (dco)
App 20160094231 - Li; Shenggao ;   et al.
2016-03-31
Apparatus and method for extending bandwidth and supressing phase errors in multi-phase signals
Grant 9,048,084 - Iyer , et al. June 2, 2
2015-06-02
Apparatus And Method For Extending Bandwidth And Supressing Phase Errors In Multi-phase Signals
App 20140320202 - IYER; SITARAMAN V. ;   et al.
2014-10-30
Apparatus and method for extending bandwidth and suppressing phase errors in multi-phase signals
Grant 8,779,823 - Iyer , et al. July 15, 2
2014-07-15
Apparatus And Method For Extending Bandwidth And Suppressing Phase Errors In Multi-phase Signals
App 20140002183 - Iyer; Sitaraman V. ;   et al.
2014-01-02
Method and apparatus for correcting duty cycle via current mode logic to CMOS converter
Grant 7,936,186 - Tong , et al. May 3, 2
2011-05-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed