loadpatents
name:-0.0069429874420166
name:-0.0054690837860107
name:-0.0016670227050781
Tonello; Stefano Patent Filings

Tonello; Stefano

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tonello; Stefano.The latest application filed is for "layout for dut arrays used in semiconductor wafer testing".

Company Profile
0.4.5
  • Tonello; Stefano - Breganze IT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Test cells for semiconductor yield improvement
Grant 7,807,480 - Stine , et al. October 5, 2
2010-10-05
Layout For Dut Arrays Used In Semiconductor Wafer Testing
App 20090140762 - Hess; Christopher ;   et al.
2009-06-04
Layout for DUT arrays used in semiconductor wafer testing
Grant 7,489,151 - Hess , et al. February 10, 2
2009-02-10
Designing an integrated circuit to improve yield using a variant design element
Grant 7,487,474 - Ciplickas , et al. February 3, 2
2009-02-03
Test Cells for semiconductor yield improvement
App 20080169466 - Stine; Brian ;   et al.
2008-07-17
Layout for DUT arrays used in semiconductor wafer testing
App 20070075718 - Hess; Christopher ;   et al.
2007-04-05
Yield improvement
App 20060101355 - Ciplickas; Dennis ;   et al.
2006-05-11
Low power RAM memory cell using a precharge line pulse during write operation
Grant 6,380,592 - Tooher , et al. April 30, 2
2002-04-30
Low Power Ram Memory Cell Using A Precharge Line Pulse During Write Operation
App 20020003244 - TOOHER, MICHAEL ;   et al.
2002-01-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed