Tomita; Hiroyoshi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tomita; Hiroyoshi.The latest application filed is for "semiconductor device including memory cell having capacitor".

Company Profile

0.60.37

Tomita; Hiroyoshi - Yokohama JP
Tomita; Hiroyoshi - Kawasaki JP
Tomita; Hiroyoshi - Minato-ku JP
Tomita, Hiroyoshi - Tokyo JP
Tomita, Hiroyoshi - Kawasaki-shi JP
Tomita, Hiroyoshi - Kanagawa JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device including memory cell having capacitor Grant 8,350,310 - Ogawa , et al. January 8, 2	2013-01-08
Semiconductor device including memory cell having capacitor Grant 8,351,247 - Ogawa , et al. January 8, 2	2013-01-08
Semiconductor Device Including Memory Cell Having Capacitor App 20120225531 - Ogawa; Hiroyuki ; et al.	2012-09-06
Oscillation device, method of oscillation, and memory device Grant 8,027,220 - Tomita September 27, 2	2011-09-27
Oscillating device, method of adjusting the same and memory Grant 7,898,890 - Tomita March 1, 2	2011-03-01
Semiconductor device and system Grant 7,808,850 - Tomita October 5, 2	2010-10-05
Semiconductor Device Including Memory Cell Having Capacitor App 20100214823 - Ogawa; Hiroyuki ; et al.	2010-08-26
Semiconductor device with current mirror circuit having two transistors of identical characteristics Grant 7,723,796 - Tomita May 25, 2	2010-05-25
Semiconductor memory device including a terminal for receiving address signal and data signal Grant 7,719,915 - Tomita , et al. May 18, 2	2010-05-18
Semiconductor memory, system, and operating method of semiconductor memory Grant 7,646,660 - Tomita January 12, 2	2010-01-12
Test method for semiconductor memory device and semiconductor memory device therefor Grant 7,633,818 - Tomita December 15, 2	2009-12-15
Semiconductor memory device containing antifuse write voltage generation circuit Grant 7,626,881 - Tomita December 1, 2	2009-12-01
Low current consumption semiconductor memory device Grant 7,548,465 - Yamaguchi , et al. June 16, 2	2009-06-16
Semiconductor memory device with partial refresh function Grant 7,545,699 - Tomita June 9, 2	2009-06-09
Semiconductor device and fabrication method thereof Grant 7,539,042 - Tomita May 26, 2	2009-05-26
Semiconductor Device and System App 20090040852 - TOMITA; Hiroyoshi	2009-02-12
Oscillation Device, Method Of Oscillation, And Memory Device App 20090016136 - TOMITA; Hiroyoshi	2009-01-15
Oscillating Device, Method Of Adjusting The Same And Memory App 20090016135 - TOMITA; Hiroyoshi	2009-01-15
Semiconductor Memory, System, And Operating Method Of Semiconductor Memory App 20080239854 - TOMITA; Hiroyoshi	2008-10-02
Semiconductor Memory Device App 20080181023 - YAMAGUCHI; Shusaku ; et al.	2008-07-31
Semiconductor memory device with input buffer Grant 7,359,253 - Yamaguchi , et al. April 15, 2	2008-04-15
Semiconductor memory device with partial refresh function App 20080080286 - Tomita; Hiroyoshi	2008-04-03
Semiconductor device with current mirror circuit having two transistors of identical characteristics App 20080079481 - Tomita; Hiroyoshi	2008-04-03
Delay circuit having a capacitor and having reduced power supply voltage dependency Grant 7,352,223 - Tomita April 1, 2	2008-04-01
Test method for semiconductor memory device and semiconductor memory device therefor App 20080056032 - Tomita; Hiroyoshi	2008-03-06
Semiconductor device and fabrication method thereof App 20080056044 - Tomita; Hiroyoshi	2008-03-06
Semiconductor memory device containing antifuse write voltage generation circuit App 20080043510 - Tomita; Hiroyoshi	2008-02-21
Multiple chip package and IC chips Grant 7,323,789 - Seki , et al. January 29, 2	2008-01-29
Semiconductor integrated circuit Grant 7,319,349 - Tomita January 15, 2	2008-01-15
Semiconductor storage device Grant 7,221,574 - Tomita , et al. May 22, 2	2007-05-22
Semiconductor memory device App 20070109897 - Tomita; Hiroyoshi ; et al.	2007-05-17
Delay circuit App 20060267658 - Tomita; Hiroyoshi	2006-11-30
Delay circuit having reduced power supply voltage dependency Grant 7,109,775 - Tomita September 19, 2	2006-09-19
Multiple chip package and IC chips App 20060092752 - Seki; Fusao ; et al.	2006-05-04
Semiconductor integrated circuit App 20060066374 - Tomita; Hiroyoshi	2006-03-30
Semiconductor memory device App 20060044879 - Yamaguchi; Shusaku ; et al.	2006-03-02
Semiconductor integrated circuit capable of adjusting the operation timing of an internal circuit based on operating environments Grant 6,973,001 - Tomita December 6, 2	2005-12-06
Delay circuit App 20050184787 - Tomita, Hiroyoshi	2005-08-25
Semiconductor storage device App 20050180242 - Tomita, Hiroyoshi ; et al.	2005-08-18
Self-test circuit and memory device incorporating it Grant 6,907,555 - Nomura , et al. June 14, 2	2005-06-14
Semiconductor memory device and method of controlling the same Grant 6,813,696 - Kanda , et al. November 2, 2	2004-11-02
Semiconductor integrated circuit, method of controlling the same, and variable delay circuit Grant 6,759,884 - Tomita July 6, 2	2004-07-06
Semiconductor memory device and method of controlling the same App 20040085832 - Kanda, Tatsuya ; et al.	2004-05-06
Semiconductor memory device and method of controlling the same Grant 6,671,787 - Kanda , et al. December 30, 2	2003-12-30
Semiconductor memory and method of operating the same Grant 6,667,933 - Tomita December 23, 2	2003-12-23
Supply voltage generating circuit and semiconductor memory device using same Grant 6,661,728 - Tomita , et al. December 9, 2	2003-12-09
Variable delay circuit and semiconductor integrated circuit device Grant 6,549,047 - Yamazaki , et al. April 15, 2	2003-04-15
Integrated circuit device incorporating DLL circuit Grant 6,522,182 - Tomita , et al. February 18, 2	2003-02-18
Semiconductor device having timing stabilization circuit with overflow detection function Grant 6,501,309 - Tomita December 31, 2	2002-12-31
Semiconductor device using complementary clock and signal input state detection circuit used for the same App 20020153933 - Taguchi, Masao ; et al.	2002-10-24
Clock signal generator for generating signal with differing phase for an integrated circuit Grant 6,466,075 - Douchi , et al. October 15, 2	2002-10-15
Supply voltage generating circuit and semiconductor memory device using same App 20020105848 - Tomita, Hiroyoshi ; et al.	2002-08-08
Semiconductor memory Grant 6,426,909 - Tomita July 30, 2	2002-07-30
Semiconductor integrated circuit, method of controlling the same, and variable delay circuit App 20020093872 - Tomita, Hiroyoshi	2002-07-18
Memory subsystem operated in synchronism with a clock Grant 6,397,312 - Nakano , et al. May 28, 2	2002-05-28
Semiconductor Memory App 20020060940 - Tomita, Hiroyoshi	2002-05-23
Threshold Invariant Voltage Detecting Device App 20020057100 - Kawakubo, Tomohiro ; et al.	2002-05-16
Semiconductor device with dummy interface circuit App 20020050847 - Taniguchi, Nobutaka ; et al.	2002-05-02
Semiconductor memory and method of operating the same App 20020041536 - Tomita, Hiroyoshi	2002-04-11
Delay circuit and semiconductor integrated circuit having same Grant 6,369,627 - Tomita April 9, 2	2002-04-09
Semiconductor device using complementary clock and signal input state detection circuit used for the same App 20020014903 - Taquchi, Masao ; et al.	2002-02-07
Variable delay circuit and semiconductor integrated circuit device App 20020008560 - Yamazaki, Masafumi ; et al.	2002-01-24
Semiconductor integrated circuit and method of controlling same Grant 6,324,113 - Tomita November 27, 2	2001-11-27
Integrated Circuit Device Incorporating Dll Circuit App 20010043100 - TOMITA, HIROYOSHI ; et al.	2001-11-22
Semiconductor device reconciling different timing signals Grant 6,320,819 - Tomita , et al. November 20, 2	2001-11-20
Semiconductor Redundant Memory Provided In Common App 20010042161 - TOMITA, HIROYOSHI	2001-11-15
Semiconductor memory device equipped with serial/parallel conversion circuitry for testing memory cells Grant 6,317,372 - Hayashi , et al. November 13, 2	2001-11-13
Semiconductor Memory Device And Method Of Controlling The Same App 20010039602 - KANDA, TATSUYA ; et al.	2001-11-08
Semiconductor integrated circuit and method of operating the same Grant 6,307,806 - Tomita , et al. October 23, 2	2001-10-23
Write data input circuit Grant 6,295,245 - Tomita , et al. September 25, 2	2001-09-25
Delay time adjusting circuit comprising frequency dividers having different frequency division rates App 20010016022 - Taniguchi, Nobutaka ; et al.	2001-08-23
Clock signal generator for an integrated circuit App 20010011916 - Douchi, Hiroko ; et al.	2001-08-09
Integrated circuit device Grant 6,266,294 - Yada , et al. July 24, 2	2001-07-24
Semiconductor device using complementary clock and signal input state detection circuit used for the same App 20010005157 - Taguchi, Masao ; et al.	2001-06-28
Semiconductor integrated circuit, and method of controlling same Grant 6,252,804 - Tomita June 26, 2	2001-06-26
Timing clock generation circuit using hierarchical DLL circuit Grant 6,242,954 - Taniguchi , et al. June 5, 2	2001-06-05
LSI device with memory and logics mounted thereon App 20010002179 - Tomita, Hiroyoshi ; et al.	2001-05-31
Integrated circuit device with input buffer capable of correspondence with highspeed clock Grant 6,239,631 - Fujioka , et al. May 29, 2	2001-05-29
Semiconductor device reconciling different timing signals App 20010000994 - Tomita, Hiroyoshi ; et al.	2001-05-10
Memory device including a double-rate input/output circuit Grant 6,208,582 - Kanda , et al. March 27, 2	2001-03-27
LSI device with memory and logics mounted thereon Grant 6,205,082 - Tomita , et al. March 20, 2	2001-03-20
Integrated circuit device with built-in self timing control circuit Grant 6,198,689 - Yamazaki , et al. March 6, 2	2001-03-06
Integrated circuit device Grant 6,194,932 - Takemae , et al. February 27, 2	2001-02-27
Variable delay circuit and semiconductor intergrated circuit device Grant 6,181,184 - Yamazaki , et al. January 30, 2	2001-01-30
Semiconductor integrated circuit device Grant 6,181,174 - Fujieda , et al. January 30, 2	2001-01-30
Semiconductor memory device having a dummy cell resetting the bit lines to a reset potential that is based on data read in a previous read data Grant 6,154,405 - Takemae , et al. November 28, 2	2000-11-28
Semiconductor device performing test operation under proper conditions Grant 6,144,595 - Hirooka , et al. November 7, 2	2000-11-07
Semiconductor device and semiconductor system for high-speed data transfer Grant 6,078,514 - Takemae , et al. June 20, 2	2000-06-20
Clock synchronous semiconductor device system and semiconductor devices used with the same Grant 6,075,393 - Tomita , et al. June 13, 2	2000-06-13
Semiconductor device with DLL circuit avoiding excessive power consumption Grant 6,066,969 - Kawasaki , et al. May 23, 2	2000-05-23
Semiconductor memory device having a short write time Grant 6,064,625 - Tomita May 16, 2	2000-05-16
Semiconductor wafer testing method with probe pin contact Grant 6,063,640 - Mizukoshi , et al. May 16, 2	2000-05-16
System configured of synchronous semiconductor device for adjusting timing of each input and semiconductor device used therefor Grant 6,028,816 - Takemae , et al. February 22, 2	2000-02-22
Clock-synchronized input circuit and semiconductor memory device that utilizes same Grant 5,912,858 - Tomita , et al. June 15, 1	1999-06-15
Semiconductor memory device Grant 5,901,101 - Suzuki , et al. May 4, 1	1999-05-04
Semiconductor memory system using a clock-synchronous semiconductor device and semiconductor memory device for use in the same Grant 5,896,347 - Tomita , et al. April 20, 1	1999-04-20
Semiconductor memory device and method of forming the same Grant 5,537,354 - Mochizuki , et al. July 16, 1	1996-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.