Tolpygo; Sergey K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tolpygo; Sergey K..The latest application filed is for "double-masking technique for increasing fabrication yield in superconducting electronics".

Company Profile

1.11.5

Tolpygo; Sergey K. - Putnam Valley NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for providing multi-conductive layer metallic interconnects for superconducting integrated circuits Grant 10,833,243 - Tolpygo , et al. November 10, 2	2020-11-10
Double-masking technique for increasing fabrication yield in superconducting electronics Grant 10,109,673 - Tolpygo October 23, 2	2018-10-23
System and method for providing multi-conductive layer metallic interconnects for superconducting integrated circuits Grant 9,741,920 - Tolpygo , et al. August 22, 2	2017-08-22
Double-masking Technique For Increasing Fabrication Yield In Superconducting Electronics App 20170179193 - Tolpygo; Sergey K.	2017-06-22
Double-masking technique for increasing fabrication yield in superconducting electronics Grant 9,595,656 - Tolpygo March 14, 2	2017-03-14
Double-masking Technique For Increasing Fabrication Yield In Superconducting Electronics App 20150380632 - Tolpygo; Sergey K.	2015-12-31
Double-masking technique for increasing fabrication yield in superconducting electronics Grant 9,136,457 - Tolpygo September 15, 2	2015-09-15
System and method for providing multi-conductive layer metallic interconnects for superconducting integrated circuits Grant 9,130,116 - Tolpygo , et al. September 8, 2	2015-09-08
Double-masking Technique For Increasing Fabrication Yield In Superconducting Electronics App 20140054552 - Tolpygo; Sergey K.	2014-02-27
System and method for providing multi-conductive layer metallic interconnects for superconducting integrated circuits Grant 8,437,818 - Tolpygo , et al. May 7, 2	2013-05-07
Double-masking technique for increasing fabrication yield in superconducting electronics Grant 8,383,426 - Tolpygo February 26, 2	2013-02-26
System and method for providing multi-conductive layer metallic interconnects for superconducting integrated circuits Grant 8,301,214 - Tolpygo , et al. October 30, 2	2012-10-30
Double-masking Technique For Increasing Fabrication Yield In Superconducting Electronics App 20090315021 - Tolpygo; Sergey K.	2009-12-24
Double-masking technique for increasing fabrication yield in superconducting electronics Grant 7,615,385 - Tolpygo November 10, 2	2009-11-10
Double-Masking Technique for Increasing Fabrication Yield in Superconducting Electronics App 20080070325 - Tolpygo; Sergey K.	2008-03-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.