loadpatents
name:-0.014813899993896
name:-0.012022018432617
name:-0.0043561458587646
Tkachev; Yuri Patent Filings

Tkachev; Yuri

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tkachev; Yuri.The latest application filed is for "method of forming split gate memory cells with thinned side edge tunnel oxide".

Company Profile
3.14.15
  • Tkachev; Yuri - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Ultra-precise tuning of analog neural memory cells in a deep learning artificial neural network
Grant 11,393,535 - Lemke , et al. July 19, 2
2022-07-19
Method of forming split gate memory cells with thinned side edge tunnel oxide
Grant 11,362,218 - Kim , et al. June 14, 2
2022-06-14
Method Of Forming Split Gate Memory Cells With Thinned Side Edge Tunnel Oxide
App 20210399127 - Kim; Jinho ;   et al.
2021-12-23
Ultra-precise Tuning Of Analog Neural Memory Cells In A Deep Learning Artificial Neural Network
App 20210264983 - Lemke; Steven ;   et al.
2021-08-26
Method of forming split gate memory cells with thinned tunnel oxide
Grant 11,018,147 - Kim , et al. May 25, 2
2021-05-25
Method of programming a split-gate flash memory cell with erase gate
Grant 10,714,489 - Tkachev , et al.
2020-07-14
Method Of Programming A Split-Gate Flash Memory Cell With Erase Gate
App 20200066738 - Tkachev; Yuri ;   et al.
2020-02-27
System and method to inhibit erasing of portion of sector of split gate flash memory cells
Grant 9,633,735 - Kim , et al. April 25, 2
2017-04-25
Split-gate memory cell with depletion-mode floating gate channel, and method of making same
Grant 9,466,732 - Tkachev October 11, 2
2016-10-11
Low leakage, low threshold voltage, split-gate flash cell operation
Grant 9,275,748 - Do , et al. March 1, 2
2016-03-01
System And Method To Inhibit Erasing Of Portion Of Sector Of Split Gate Flash Memory Cells
App 20160027517 - Kim; Jinho ;   et al.
2016-01-28
Method of operating a split gate flash memory cell with coupling gate
Grant 9,245,638 - Do , et al. January 26, 2
2016-01-26
Split gate non-volatile flash memory cell having a silicon-metal floating gate and method of making same
Grant 9,123,822 - Yoo , et al. September 1, 2
2015-09-01
Split Gate Non-volatile Flash Memory Cell Having A Silicon-Metal Floating Gate And Method Of Making Same
App 20150035040 - Yoo; Jong-Won ;   et al.
2015-02-05
Low Leakage, Low Threshold Voltage, Split-Gate Flash Cell Operation
App 20140269062 - Do; Nhan ;   et al.
2014-09-18
Method Of Operating A Split Gate Flash Memory Cell With Coupling Gate
App 20140198578 - Do; Nhan ;   et al.
2014-07-17
Method of operating a split gate flash memory cell with coupling gate
Grant 8,711,636 - Do , et al. April 29, 2
2014-04-29
Split-Gate Memory Cell With Depletion-Mode Floating Gate Channel, And Method Of Making Same
App 20140054667 - Tkachev; Yuri
2014-02-27
Method Of Operating A Split Gate Flash Memory Cell With Coupling Gate
App 20130121085 - Do; Nhan ;   et al.
2013-05-16
Split Gate Non-volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
App 20110127599 - Liu; Xian ;   et al.
2011-06-02
Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing
Grant 7,927,994 - Liu , et al. April 19, 2
2011-04-19
Split Gate Non-volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
App 20110076816 - Liu; Xian ;   et al.
2011-03-31
Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing
Grant 7,868,375 - Liu , et al. January 11, 2
2011-01-11
Split Gate Non-Volatile Flash Memory Cell Having a Floating Gate, Control Gate, Select Gate and an Erase Gate with an Overhang Over the Floating Gate, Array and Method of Manufacturing
App 20100054043 - Liu; Xian ;   et al.
2010-03-04
Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
App 20090039410 - Liu; Xian ;   et al.
2009-02-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed