Tiner; Marshall D.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Tiner; Marshall D..The latest application filed is for "fine delay structure with programmable delay ranges".
- Tiner; Marshall D. - Elgin TX
- Tiner; Marshall D - Elgin TX
| Patent | Date |
|---|---|
| Fine delay structure with programmable delay ranges Grant 10,892,743 - Prasad , et al. January 12, 2 | 2021-01-12 |
| Fine Delay Structure With Programmable Delay Ranges App 20190190506 - Prasad; Mangal ; et al. | 2019-06-20 |
| Fine delay structure with programmable delay ranges Grant 10,291,217 - Prasad , et al. | 2019-05-14 |
| Multi-core dynamic frequency control system Grant 10,156,882 - Campisano , et al. Dec | 2018-12-18 |
| Multi-core dynamic frequency control system Grant 10,152,107 - Campisano , et al. Dec | 2018-12-11 |
| Fine delay structure with programmable delay ranges Grant 9,712,144 - Prasad , et al. July 18, 2 | 2017-07-18 |
| Fine Delay Structure With Programmable Delay Ranges App 20170187363 - Prasad; Mangal ; et al. | 2017-06-29 |
| Fine delay structure with programmable delay ranges Grant 9,628,059 - Prasad , et al. April 18, 2 | 2017-04-18 |
| Multi-Core Dynamic Frequency Control System App 20170102732 - Campisano; Francesco A. ; et al. | 2017-04-13 |
| Multi-Core Dynamic Frequency Control System App 20170102761 - Campisano; Francesco A. ; et al. | 2017-04-13 |
| Reconfigurable voltage desensitization circuit to emulate system critical paths Grant 9,608,610 - Prasad , et al. March 28, 2 | 2017-03-28 |
| Reconfigurable voltage desensitization circuit to emulate system critical paths Grant 9,543,936 - Prasad , et al. January 10, 2 | 2017-01-10 |
| Reconfigurable Voltage Desensitization Circuit To Emulate System Critical Paths App 20160373098 - PRASAD; MANGAL ; et al. | 2016-12-22 |
| Fine Delay Structure With Programmable Delay Ranges App 20160373100 - Prasad; Mangal ; et al. | 2016-12-22 |
| Fine Delay Structure With Programmable Delay Ranges App 20160373099 - Prasad; Mangal ; et al. | 2016-12-22 |
| Reconfigurable Voltage Desensitization Circuit To Emulate System Critical Paths App 20160373097 - PRASAD; MANGAL ; et al. | 2016-12-22 |
| Programmable delay circuit Grant 9,407,247 - Drake , et al. August 2, 2 | 2016-08-02 |
| Reconfigurable circuit to emulate system critical paths Grant 9,298,250 - Drake , et al. March 29, 2 | 2016-03-29 |
| Time-to-digital converter Grant 9,223,295 - Tiner , et al. December 29, 2 | 2015-12-29 |
| Time-to-digital Converter App 20150301505 - Tiner; Marshall D. ; et al. | 2015-10-22 |
| Programmable delay circuit Grant 9,000,822 - Drake , et al. April 7, 2 | 2015-04-07 |
| Reconfigurable Circuit To Emulate System Critical Paths App 20150046721 - Drake; Alan J. ; et al. | 2015-02-12 |
| Programmable Delay Circuit App 20150035577 - Drake; Alan J. ; et al. | 2015-02-05 |
| Programmable Delay Circuit App 20140300398 - Drake; Alan J. ; et al. | 2014-10-09 |
| Testing two-state logic power island interface Grant 8,826,206 - Huston , et al. September 2, 2 | 2014-09-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 