Thurston; Andrew J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Thurston; Andrew J..The latest application filed is for "system and method for implementing a reed solomon multiplication section from exclusive-or logic".

Company Profile

0.13.2

Thurston; Andrew J. - Allen TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for implementing a Reed Solomon multiplication section from exclusive-OR logic Grant 8,176,396 - Dong , et al. May 8, 2	2012-05-08
BCH forward error correction decoder Grant 7,447,982 - Thurston November 4, 2	2008-11-04
System And Method For Implementing A Reed Solomon Multiplication Section From Exclusive-or Logic App 20080155382 - Dong; Qiujie ; et al.	2008-06-26
System and method for implementing a Reed Solomon multiplication section from exclusive-OR logic Grant 7,366,969 - Dong , et al. April 29, 2	2008-04-29
Non-standard concatenation mapping for payloads Grant 7,227,844 - Hall , et al. June 5, 2	2007-06-05
Automatic generation of hardware description language code for complex polynomial functions Grant 7,124,064 - Thurston October 17, 2	2006-10-17
System and method for implementing a Reed Solomon multiplication section from exclusive-OR logic App 20060090119 - Dong; Qiujie ; et al.	2006-04-27
Galois field multiply accumulator Grant 7,003,715 - Thurston February 21, 2	2006-02-21
Error insertion circuit for SONET forward error correction Grant 6,983,414 - Duschatko , et al. January 3, 2	2006-01-03
Path AIS insertion for concatenated payloads across multiple processors Grant 6,973,041 - Duschatko , et al. December 6, 2	2005-12-06
Method and apparatus for detecting errors in a backplane frame Grant 6,934,305 - Duschatko , et al. August 23, 2	2005-08-23
Channel ordering for communication signals split for matrix switching Grant 6,801,548 - Duschatko , et al. October 5, 2	2004-10-05
Method and apparatus of framing high-speed signals Grant 6,738,392 - Thurston May 18, 2	2004-05-18
Concatenation detection across multiple chips Grant 6,735,197 - Duschatko , et al. May 11, 2	2004-05-11
Repetitive pattern testing circuit for AC-coupled systems Grant 6,684,350 - Theodoras, II , et al. January 27, 2	2004-01-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.