Thurmer; Dominic

Patent Applications and Registrations

Patent applications and USPTO patent grants for Thurmer; Dominic.The latest application filed is for "semiconductor device with polymer-based insulating material and method of producing thereof".

Company Profile

0.9.10

Thurmer; Dominic - Moritzburg DE
Thurmer; Dominic - Dresden DE
Thurmer; Dominic - Stuttgart DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device With Polymer-based Insulating Material And Method Of Producing Thereof App 20220254713 - Zundel; Markus ; et al.	2022-08-11
Method of forming a semiconductor device and according semiconductor device Grant 9,761,689 - Thurmer , et al. September 12, 2	2017-09-12
Method of forming a semiconductor structure including silicided and non-silicided circuit elements Grant 9,646,838 - Thurmer , et al. May 9, 2	2017-05-09
Highly conformal extension doping in advanced multi-gate devices Grant 9,368,513 - Zschatzsch , et al. June 14, 2	2016-06-14
Method Of Forming A Semiconductor Device And According Semiconductor Device App 20160079086 - Thurmer; Dominic ; et al.	2016-03-17
Highly Conformal Extension Doping In Advanced Multi-gate Devices App 20160071886 - Zschatzsch; Gerd ; et al.	2016-03-10
Highly conformal extension doping in advanced multi-gate devices Grant 9,209,274 - Zschaetzsch , et al. December 8, 2	2015-12-08
Methods for fabricating integrated circuits with robust gate electrode structure protection Grant 9,184,260 - Wasyluk , et al. November 10, 2	2015-11-10
Method of forming a semiconductor device employing an optical planarization layer Grant 9,177,874 - Patzer , et al. November 3, 2	2015-11-03
Gate silicidation Grant 9,034,746 - Patzer , et al. May 19, 2	2015-05-19
Methods For Fabricating Integrated Circuits With Robust Gate Electrode Structure Protection App 20150132914 - Wasyluk; Joanna ; et al.	2015-05-14
Method Of Forming A Semiconductor Device Employing An Optical Planarization Layer App 20150064812 - Patzer; Joachim ; et al.	2015-03-05
Gate Silicidation App 20150044861 - Patzer; Joachim ; et al.	2015-02-12
Method Of Forming A Semiconductor Structure Including Silicided And Non-silicided Circuit Elements App 20150031179 - Thurmer; Dominic ; et al.	2015-01-29
Highly Conformal Extension Doping In Advanced Multi-gate Devices App 20150021712 - Zschaetzsch; Gerd ; et al.	2015-01-22
Gate silicidation Grant 8,906,794 - Patzer , et al. December 9, 2	2014-12-09
Protection Of The Gate Stack Encapsulation App 20140353733 - Dilliway; Gabriela ; et al.	2014-12-04
Method for fabricating micrometer or nanometer channels Grant 7,598,109 - Schmidt , et al. October 6, 2	2009-10-06
Method For Fabricating Micrometer Or Nanometer Channels App 20070178655 - Schmidt; Oliver G. ; et al.	2007-08-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.