Thomas; Shawn G.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Thomas; Shawn G..The latest application filed is for "methods and apparatuses for epitaxial films with high germanium content".
- Thomas; Shawn G. - St. Peters MO US
- Thomas; Shawn G. - Gilbert AZ
- Thomas; Shawn G. - Tempe AZ
| Patent | Date |
|---|---|
| Method of manufacturing semiconductor-on-insulator Grant 10,304,722 - Wang , et al. | 2019-05-28 |
| Methods for depositing an epitaxial silicon germanium layer having a germanium to silicon ratio greater than 1:1 using silylgermane and a diluent Grant 9,127,345 - Cody , et al. September 8, 2 | 2015-09-08 |
| In-situ pre-clean prior to epitaxy Grant 9,093,269 - Cody , et al. July 28, 2 | 2015-07-28 |
| Methods And Apparatuses For Epitaxial Films With High Germanium Content App 20130233240 - Cody; Nyles W. ; et al. | 2013-09-12 |
| In-situ Pre-clean Prior To Epitaxy App 20130153961 - Cody; Nyles W. ; et al. | 2013-06-20 |
| Cyclical epitaxial deposition and etch Grant 8,367,528 - Bauer , et al. February 5, 2 | 2013-02-05 |
| Cyclical Epitaxial Deposition And Etch App 20110117732 - Bauer; Matthias ; et al. | 2011-05-19 |
| Semiconductor Device And Method Of Making Same App 20090095983 - Thomas; Shawn G. ; et al. | 2009-04-16 |
| Multi-gated carbon nanotube field effect transistor App 20080149970 - Thomas; Shawn G. ; et al. | 2008-06-26 |
| Interfacial layer for use with high k dielectric materials Grant 7,320,931 - Thomas , et al. January 22, 2 | 2008-01-22 |
| Method of making a dual strained channel semiconductor device Grant 7,282,402 - Sadaka , et al. October 16, 2 | 2007-10-16 |
| Graded semiconductor layer Grant 7,241,647 - Sadaka , et al. July 10, 2 | 2007-07-10 |
| Method of making a dual strained channel semiconductor device App 20060228851 - Sadaka; Mariam G. ; et al. | 2006-10-12 |
| Semiconductor device featuring an arched structure strained semiconductor layer App 20060226492 - Nguyen; Bich-Yen ; et al. | 2006-10-12 |
| Method of making a semiconductor device having an arched structure strained semiconductor layer App 20060228872 - Nguyen; Bich-Yen ; et al. | 2006-10-12 |
| Semiconductor layer formation Grant 7,056,778 - Liu , et al. June 6, 2 | 2006-06-06 |
| Method of manufacturing SOI template layer Grant 7,029,980 - Liu , et al. April 18, 2 | 2006-04-18 |
| Graded semiconductor layer App 20060040433 - Sadaka; Mariam G. ; et al. | 2006-02-23 |
| Interfacial layer for use with high k dielectric materials App 20060022283 - Thomas; Shawn G. ; et al. | 2006-02-02 |
| SOI template layer App 20050070056 - Liu, Chun-Li ; et al. | 2005-03-31 |
| Semiconductor layer formation App 20050070057 - Liu, Chun-Li ; et al. | 2005-03-31 |
| Semiconductor structure with different lattice constant materials and method for forming the same Grant 6,831,350 - Liu , et al. December 14, 2 | 2004-12-14 |
| Semiconductor device and method of making same App 20040043584 - Thomas, Shawn G. ; et al. | 2004-03-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 