Thirupapuliyur; Sunderraj

Patent Applications and Registrations

Patent applications and USPTO patent grants for Thirupapuliyur; Sunderraj.The latest application filed is for "semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof".

Company Profile

0.9.8

Thirupapuliyur; Sunderraj - San Jose CA
Thirupapuliyur; Sunderraj - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof Grant 9,530,898 - Ganguly , et al. December 27, 2	2016-12-27
Semiconductor Devices Suitable For Narrow Pitch Applications And Methods Of Fabrication Thereof App 20150102396 - GANGULY; UDAYAN ; et al.	2015-04-16
Semiconductor devices suitable for narrow pitch applications and methods of fabrication thereof Grant 8,871,645 - Ganguly , et al. October 28, 2	2014-10-28
NMOS transistor devices and methods for fabricating same Grant 8,330,225 - Thirupapuliyur , et al. December 11, 2	2012-12-11
Methods for forming a transistor and modulating channel stress Grant 8,105,908 - Thirupapuliyur , et al. January 31, 2	2012-01-31
Nmos Transistor Devices And Methods For Fabricating Same App 20110278651 - Thirupapuliyur; Sunderraj ; et al.	2011-11-17
NMOS transistor devices and methods for fabricating same Grant 7,994,015 - Thirupapuliyur , et al. August 9, 2	2011-08-09
Nmos Transistor Devices And Methods For Fabricating Same App 20100264470 - THIRUPAPULIYUR; SUNDERRAJ ; et al.	2010-10-21
Methods for contact resistance reduction of advanced CMOS devices Grant 7,795,124 - Nouri , et al. September 14, 2	2010-09-14
Semiconductor Devices Suitable For Narrow Pitch Applications And Methods Of Fabrication Thereof App 20100062603 - Ganguly; Udayan ; et al.	2010-03-11
Gate interface relaxation anneal method for wafer processing with post-implant dynamic surface annealing Grant 7,575,986 - Olsen , et al. August 18, 2	2009-08-18
Gate Interface Relaxation Anneal Method For Wafer Processing With Post-implant Dynamic Surface Annealing App 20090042352 - Olsen; Christopher Sean ; et al.	2009-02-12
Silicon nitride film with stress control Grant 7,488,690 - Iyer , et al. February 10, 2	2009-02-10
Methods For Contact Resistance Reduction Of Advanced Cmos Devices App 20070298575 - Nouri; Faran ; et al.	2007-12-27
Methods for forming a transistor and creating channel stress App 20060289900 - Thirupapuliyur; Sunderraj ; et al.	2006-12-28
Silicon nitride film with stress control App 20060009041 - Iyer; R. Suryanarayanan ; et al.	2006-01-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.