loadpatents
name:-0.068920850753784
name:-0.025183916091919
name:-0.018324136734009
Thimmegowda; Deepak Patent Filings

Thimmegowda; Deepak

Patent Applications and Registrations

Patent applications and USPTO patent grants for Thimmegowda; Deepak.The latest application filed is for "asymmetric junctions of high voltage transistor in nand flash memory".

Company Profile
12.25.29
  • Thimmegowda; Deepak - Fremont CA
  • Thimmegowda; Deepak - Boise ID
  • Thimmegowda; Deepak - Freemont CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Transistors, semiconductor constructions, and methods of forming semiconductor constructions
Grant 11,424,256 - Thimmegowda , et al. August 23, 2
2022-08-23
Memory array having connections going through control gates
Grant 11,398,489 - Tanzawa , et al. July 26, 2
2022-07-26
Devices including stair step structures, and related apparatuses and memory devices
Grant 11,393,716 - Ha , et al. July 19, 2
2022-07-19
Asymmetric Junctions Of High Voltage Transistor In Nand Flash Memory
App 20220102365 - HA; Chang Wan ;   et al.
2022-03-31
Memory Array Having Connections Going Through Control Gates
App 20210005624 - Tanzawa; Toru ;   et al.
2021-01-07
Devices Including Stair Step Structures, And Related Apparatuses And Memory Devices
App 20200365452 - Ha; Chang Wan ;   et al.
2020-11-19
Memory device with vertical string drivers
Grant 10,804,280 - Hasnat , et al. October 13, 2
2020-10-13
Memory array having connections going through control gates
Grant 10,770,470 - Tanzawa , et al. Sep
2020-09-08
Memory devices and related methods
Grant 10,748,811 - Ha , et al. A
2020-08-18
Vertical String Driver With Channel Field Management Structure
App 20200227525 - JI; Dong ;   et al.
2020-07-16
Vertical String Driver With Extended Gate Junction Structure
App 20200227429 - JI; Dong ;   et al.
2020-07-16
Memory Device With A Split Staircase
App 20200152650 - Thimmegowda; Deepak ;   et al.
2020-05-14
Three dimensional storage cell array with highly dense and scalable word line design approach
Grant 10,593,624 - Thimmegowda , et al.
2020-03-17
Transistors, Semiconductor Constructions, and Methods of Forming Semiconductor Constructions
App 20200058662 - Thimmegowda; Deepak ;   et al.
2020-02-20
Wordline bridge in a 3D memory array
Grant 10,515,973 - Thimmegowda , et al. Dec
2019-12-24
Semiconductor constructions which include metal-containing gate portions and semiconductor-containing gate portions
Grant 10,497,707 - Thimmegowda , et al. De
2019-12-03
Memory Devices And Related Methods
App 20190237362 - Ha; Chang Wan ;   et al.
2019-08-01
Stair step formation using at least two masks
Grant 10,269,626 - Ha , et al.
2019-04-23
Memory Device With Vertical String Drivers
App 20190043873 - Hasnat; Khaled ;   et al.
2019-02-07
Wordline Bridge In A 3d Memory Array
App 20190043874 - Thimmegowda; Deepak ;   et al.
2019-02-07
Three Dimensional Storage Cell Array With Highly Dense And Scalable Word Line Design Approach
App 20180331034 - THIMMEGOWDA; Deepak ;   et al.
2018-11-15
Three dimensional storage cell array with highly dense and scalable word line design approach
Grant 10,043,751 - Thimmegowda , et al. August 7, 2
2018-08-07
Stair Step Formation Using At Least Two Masks
App 20180130700 - Ha; Chang Wan ;   et al.
2018-05-10
Stair step formation using at least two masks
Grant 9,870,941 - Ha , et al. January 16, 2
2018-01-16
Performing read operations on a memory device
Grant 9,865,357 - Thimmegowda , et al. January 9, 2
2018-01-09
Three Dimensional Storage Cell Array With Highly Dense And Scalable Word Line Design Approach
App 20170287833 - THIMMEGOWDA; Deepak ;   et al.
2017-10-05
Memory Array Having Connections Going Through Control Gates
App 20170250190 - Tanzawa; Toru ;   et al.
2017-08-31
Transistors, Semiconductor Constructions, and Methods of Forming Semiconductor Constructions
App 20170162589 - Thimmegowda; Deepak ;   et al.
2017-06-08
Methods of forming semiconductor constructions
Grant 9,613,978 - Thimmegowda , et al. April 4, 2
2017-04-04
Stair Step Formation Using At Least Two Masks
App 20170076977 - Ha; Chang Wan ;   et al.
2017-03-16
Memory array having connections going through control gates
Grant 9,595,533 - Tanzawa , et al. March 14, 2
2017-03-14
Apparatuses and methods for die seal crack detection
Grant 9,557,376 - Dennison , et al. January 31, 2
2017-01-31
Stair step formation using at least two masks
Grant 9,508,591 - Ha , et al. November 29, 2
2016-11-29
Apparatuses And Methods For Die Seal Crack Detection
App 20160195581 - Dennison; Charles H. ;   et al.
2016-07-07
Transistors, Semiconductor Constructions, and Methods of Forming Semiconductor Constructions
App 20160079274 - Thimmegowda; Deepak ;   et al.
2016-03-17
Apparatuses and methods for die seal crack detection
Grant 9,287,184 - Dennison , et al. March 15, 2
2016-03-15
Through Array Routing For Non-volatile Memory
App 20150371925 - Thimmegowda; Deepak ;   et al.
2015-12-24
3-D memory arrays
Grant 9,219,070 - Thimmegowda , et al. December 22, 2
2015-12-22
Transistors, semiconductor constructions, and methods of forming semiconductor constructions
Grant 9,219,132 - Thimmegowda , et al. December 22, 2
2015-12-22
Stair Step Formation Using At Least Two Masks
App 20150318203 - Ha; Chang Wan ;   et al.
2015-11-05
Stair step formation using at least two masks
Grant 9,082,772 - Ha , et al. July 14, 2
2015-07-14
Apparatuses And Methods For Die Seal Crack Detection
App 20150170979 - Dennison; Charles H. ;   et al.
2015-06-18
Transistors, Semiconductor Constructions, and Methods of Forming Semiconductor Constructions
App 20150044834 - Thimmegowda; Deepak ;   et al.
2015-02-12
Transistors and semiconductor constructions
Grant 8,853,769 - Thimmegowda , et al. October 7, 2
2014-10-07
3-D Memory Arrays
App 20140217488 - Thimmegowda; Deepak ;   et al.
2014-08-07
Transistors, Semiconductor Constructions, and Methods of Forming Semiconductor Constructions
App 20140191340 - Thimmegowda; Deepak ;   et al.
2014-07-10
Stair Step Formation Using At Least Two Masks
App 20140138840 - Ha; Chang Wan ;   et al.
2014-05-22
Memory Array Having Connections Going Through Control Gates
App 20140061747 - Tanzawa; Toru ;   et al.
2014-03-06
Stair Step Formation Using At Least Two Masks
App 20140008806 - Ha; Chang Wan ;   et al.
2014-01-09
Stair step formation using at least two masks
Grant 8,609,536 - Ha , et al. December 17, 2
2013-12-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed