Thenus; Fenardi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Thenus; Fenardi.The latest application filed is for "low power high frequency digital pulse frequency modulator".

Company Profile

2.11.13

Thenus; Fenardi - Portland OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus of current balancing for multiple phase power converter Grant 10,698,430 - Thenus , et al.	2020-06-30
Low power high frequency digital pulse frequency modulator Grant 10,354,611 - Thenus , et al. July 16, 2	2019-07-16
Apparatus for starting up switching voltage regulator Grant 9,831,762 - Chepuri , et al. November 28, 2	2017-11-28
Low Power High Frequency Digital Pulse Frequency Modulator App 20170301309 - THENUS; Fenardi ; et al.	2017-10-19
Low power high frequency digital pulse frequency modulator Grant 9,711,108 - Thenus , et al. July 18, 2	2017-07-18
Apparatus For Starting Up Switching Voltage Regulator App 20160315532 - Chepuri; Raghu Nandan ; et al.	2016-10-27
Apparatus for starting up switching voltage regulator Grant 9,348,383 - Chepuri , et al. May 24, 2	2016-05-24
Low Power High Frequency Digital Pulse Frequency Modulator App 20160111061 - THENUS; Fenardi ; et al.	2016-04-21
Interface circuitry for a test apparatus Grant 8,872,546 - Zou , et al. October 28, 2	2014-10-28
Method and apparatus for power profile shaping using time-interleaved voltage modulation Grant 8,856,564 - Zou , et al. October 7, 2	2014-10-07
Apparatus For Starting Up Switching Voltage Regulator App 20140250310 - CHEPURI; Raghu Nandan ; et al.	2014-09-04
Method And Apparatus Of Current Balancing For Multiple Phase Power Converter App 20140167711 - Thenus; Fenardi ; et al.	2014-06-19
Interface Circuitry For A Test Apparatus App 20140070846 - Zou; Peng ; et al.	2014-03-13
Method And Apparatus For Power Profile Shaping Using Time-interleaved Voltage Modulation App 20110154071 - Zou; Peng ; et al.	2011-06-23
Frequency multiplying delay-locked loop Grant 7,495,489 - Wu , et al. February 24, 2	2009-02-24
Frequency multiplying delay-locked loop App 20080116951 - Wu; Zuoguo ; et al.	2008-05-22
Second order continuous time linear equalizer App 20080101450 - Wu; Zuoguo ; et al.	2008-05-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.