loadpatents
name:-0.035817861557007
name:-0.030565023422241
name:-0.012741804122925
Thees; Hans-Juergen Patent Filings

Thees; Hans-Juergen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Thees; Hans-Juergen.The latest application filed is for "voltage-controlled switching device with channel region".

Company Profile
12.34.39
  • Thees; Hans-Juergen - Dresden DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Voltage-controlled Switching Device With Channel Region
App 20220262935 - Thees; Hans-Juergen ;   et al.
2022-08-18
Power Semiconductor Device Having a Control Cell for Controlling a Load Current
App 20220231125 - Thees; Hans-Juergen ;   et al.
2022-07-21
Method of processing a power semiconductor device
Grant 11,322,587 - Thees , et al. May 3, 2
2022-05-03
Mesa Contact for MOS Controlled Power Semiconductor Device
App 20220069079 - Queitsch; Ute ;   et al.
2022-03-03
Power Semiconductor Device Including First and Second Trench Structures
App 20220052190 - Arnold; Thorsten ;   et al.
2022-02-17
Mesa Contact for a Power Semiconductor Device and Method of Producing a Power Semiconductor Device
App 20220020876 - Mauder; Anton ;   et al.
2022-01-20
Semiconductor device including electrode trench structure and isolation trench structure and manufacturing method therefore
Grant 11,195,942 - Thees , et al. December 7, 2
2021-12-07
Semiconductor device with novel spacer structures having novel configurations
Grant 11,195,935 - Thees , et al. December 7, 2
2021-12-07
Power semiconductor device with self-aligned source region
Grant 10,971,599 - Thees April 6, 2
2021-04-06
Semiconductor device with interconnect to source/drain
Grant 10,923,579 - Thees , et al. February 16, 2
2021-02-16
Power Semiconductor Device and Method
App 20200395443 - Thees; Hans-Juergen ;   et al.
2020-12-17
Semiconductor Device Including Electrode Trench Structure and Isolation Trench Structure and Manufacturing Method Therefore
App 20200303528 - Thees; Hans-Juergen ;   et al.
2020-09-24
Semiconductor Device With Interconnect To Source/drain
App 20200251576 - Kind Code
2020-08-06
Semiconductor device with interconnect to source/drain
Grant 10,707,330 - Thees , et al.
2020-07-07
Power Semiconductor Device with Self-Aligned Source Region
App 20200066870 - Thees; Hans-Juergen
2020-02-27
Semiconductor Device With Novel Spacer Structures Having Novel Configurations
App 20190363173 - Thees; Hans-Juergen ;   et al.
2019-11-28
Cap removal for gate electrode structures with reduced complexity
Grant 10,475,901 - Thees , et al. Nov
2019-11-12
Cap Removal For Gate Electrode Structures With Reduced Complexity
App 20190326409 - Thees; Hans-Juergen ;   et al.
2019-10-24
Semiconductor Device With Interconnect To Source/drain
App 20190252522 - Thees; Hans-Juergen ;   et al.
2019-08-15
Cmos Devices And Manufacturing Method Thereof
App 20190051565 - Baars; Peter ;   et al.
2019-02-14
Transistor Element With Gate Electrode Of Reduced Height And Raised Drain And Source Regions And Method Of Fabricating The Same
App 20190043963 - Baars; Peter ;   et al.
2019-02-07
Air gap spacer implant for NZG reliability fix
Grant 10,062,619 - Thees , et al. August 28, 2
2018-08-28
Method of forming a semiconductor device structure and semiconductor device structure
Grant 9,953,876 - Smith , et al. April 24, 2
2018-04-24
Method Of Forming A Semiconductor Device Structure And Semiconductor Device Structure
App 20180096894 - Smith; Elliot John ;   et al.
2018-04-05
Air Gap Spacer Implant For Nzg Reliability Fix
App 20180047642 - Thees; Hans-Juergen ;   et al.
2018-02-15
Junction formation with reduced C.sub.eff for 22nm FDSOI devices
Grant 9,793,294 - Thees , et al. October 17, 2
2017-10-17
Method of forming a semiconductor device and according semiconductor device
Grant 9,761,689 - Thurmer , et al. September 12, 2
2017-09-12
Semiconductor structure including a nonvolatile memory cell having a charge trapping layer and method for the formation thereof
Grant 9,673,210 - Thees , et al. June 6, 2
2017-06-06
Junction formation with reduced C.sub.EFF for 22NM FDSOI devices
Grant 9,634,088 - Thees , et al. April 25, 2
2017-04-25
Semiconductor structure including a nonvolatile memory cell and method for the formation thereof
Grant 9,634,017 - Baars , et al. April 25, 2
2017-04-25
Reticles for use in forming implant masking layers and methods of forming implant masking layers
Grant 9,372,392 - Mazur , et al. June 21, 2
2016-06-21
Method Of Forming A Semiconductor Device And According Semiconductor Device
App 20160079086 - Thurmer; Dominic ;   et al.
2016-03-17
Enhanced patterning uniformity of gate electrodes of a semiconductor device by late gate doping
Grant 9,281,200 - Thees , et al. March 8, 2
2016-03-08
Embedded Sigma-shaped Semiconductor Alloys Formed In Transistors
App 20160056261 - Thees; Hans-Juergen ;   et al.
2016-02-25
Methods of forming metal silicide regions on a semiconductor device
Grant 9,214,463 - Thees , et al. December 15, 2
2015-12-15
High-K metal gate electrode structures formed by cap layer removal without sacrificial spacer
Grant 8,987,144 - Kronholz , et al. March 24, 2
2015-03-24
Reticles For Use In Forming Implant Masking Layers And Methods Of Forming Implant Masking Layers
App 20140329173 - Mazur; Martin ;   et al.
2014-11-06
Methods Of Forming Metal Silicide Regions On A Semiconductor Device
App 20140319617 - Thees; Hans-Juergen ;   et al.
2014-10-30
Method of forming metal silicide regions on a semiconductor device
Grant 8,859,356 - Thees , et al. October 14, 2
2014-10-14
Reticles for use in forming implant masking layers and methods of forming implant masking layers
Grant 8,802,360 - Mazur , et al. August 12, 2
2014-08-12
Methods of epitaxially forming materials on transistor devices
Grant 8,796,080 - Kronholz , et al. August 5, 2
2014-08-05
Pfet Devices With Different Structures And Performance Characteristics
App 20140191332 - Thees; Hans-Juergen ;   et al.
2014-07-10
Semiconductor devices comprising a channel semiconductor alloy formed with reduced STI topography
Grant 8,748,275 - Thees , et al. June 10, 2
2014-06-10
Methods of forming PEET devices with different structures and performance characteristics
Grant 8,735,303 - Thees , et al. May 27, 2
2014-05-27
Method of protecting STI structures from erosion during processing operations
Grant 8,722,479 - Thees , et al. May 13, 2
2014-05-13
Methods of forming isolation structures for semiconductor devices
Grant 8,642,419 - Kronholz , et al. February 4, 2
2014-02-04
Reticles For Use In Forming Implant Masking Layers And Methods Of Forming Implant Masking Layers
App 20140030637 - Mazur; Martin ;   et al.
2014-01-30
Methods Of Forming Isolation Structures For Semiconductor Devices By Employing A Spin-on Glass Material Or A Flowable Oxide Material
App 20130221478 - Kronholz; Stephan ;   et al.
2013-08-29
Methods Of Forming Stepped Isolation Structures For Semiconductor Devices Using A Spacer Technique
App 20130214392 - Kronholz; Stephan ;   et al.
2013-08-22
Methods Of Forming Isolation Structures For Semiconductor Devices
App 20130214381 - Kronholz; Stephan ;   et al.
2013-08-22
Methods of Forming PFET Devices With Different Structures and Performance Characteristics
App 20130105900 - Thees; Hans-Juergen ;   et al.
2013-05-02
Methods of Epitaxially Forming Materials on Transistor Devices
App 20130105917 - Kronholz; Stephan ;   et al.
2013-05-02
Method of Forming Metal Silicide Regions on a Semiconductor Device
App 20130015527 - Thees; Hans-Juergen ;   et al.
2013-01-17
Method of Protecting STI Structures From Erosion During Processing Operations
App 20120302037 - Thees; Hans-Juergen ;   et al.
2012-11-29
High-K Metal Gate Electrode Structures Formed by Cap Layer Removal Without Sacrificial Spacer
App 20120161243 - Kronholz; Stephan ;   et al.
2012-06-28
Semiconductor Devices Comprising a Channel Semiconductor Alloy Formed with Reduced STI Topography
App 20120156846 - Thees; Hans-Juergen ;   et al.
2012-06-21
Enhanced Patterning Uniformity of Gate Electrodes of a Semiconductor Device by Late Gate Doping
App 20120156865 - Thees; Hans-Juergen ;   et al.
2012-06-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed