Teranishi; Hideaki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Teranishi; Hideaki.The latest application filed is for "nitride semiconductor device".

Company Profile

2.10.10

Teranishi; Hideaki - Hachioji JP
TERANISHI; Hideaki - Hachioji-city JP
TERANISHI; Hideaki - Tokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Gallium nitride based semiconductor device and manufacturing method of gallium nitride based semiconductor device Grant 11,257,676 - Matsuyama , et al. February 22, 2	2022-02-22
Nitride semiconductor device Grant 11,062,907 - Takashima , et al. July 13, 2	2021-07-13
Nitride Semiconductor Device App 20190304788 - TAKASHIMA; Shinya ; et al.	2019-10-03
Gallium Nitride Based Semiconductor Device And Manufacturing Method Of Gallium Nitride Based Semiconductor Device App 20190006184 - MATSUYAMA; Hideaki ; et al.	2019-01-03
Method of manufacturing semiconductor device Grant 10,115,587 - Nakazawa , et al. October 30, 2	2018-10-30
Silicon Carbide Semiconductor Device And Method Of Manufacturing Silicon Carbide Semiconductor Device App 20180308937 - HIROSE; Takayuki ; et al.	2018-10-25
Method for manufacturing a silicon semiconductor substrate including a diffusion layer prior to forming a semiconductor device thereon Grant 9,450,070 - Teranishi , et al. September 20, 2	2016-09-20
Method for producing semiconductor device Grant 9,431,270 - Nakazawa , et al. August 30, 2	2016-08-30
Method For Manufacturing Semiconductor Device App 20150031175 - TERANISHI; Hideaki ; et al.	2015-01-29
Method For Producing Semiconductor Device App 20140377938 - NAKAZAWA; Haruo ; et al.	2014-12-25
Reverse block-type insulated gate bipolar transistor manufacturing method Grant 8,809,130 - Nakazawa , et al. August 19, 2	2014-08-19
Reverse Block-type Insulated Gate Bipolar Transistor Manufacturing Method App 20130344663 - NAKAZAWA; Haruo ; et al.	2013-12-26
Method Of Manufacturing Semiconductor Device App 20130260540 - Nakazawa; Haruo ; et al.	2013-10-03
Reverse block-type insulated gate bipolar transistor manufacturing method Grant 8,460,975 - Nakazawa , et al. June 11, 2	2013-06-11
Reverse Block-type Insulated Gate Bipolar Transistor Manufacturing Method App 20110207267 - NAKAZAWA; Haruo ; et al.	2011-08-25
SOI lateral semiconductor device and method of manufacturing the same Grant 7,476,942 - Watanabe , et al. January 13, 2	2009-01-13
Soi Lateral Semiconductor Device And Method Of Manufacturing The Same App 20070235804 - Watanabe; Yasumasa ; et al.	2007-10-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.