Terada; Yutaka
Patent Applications and Registrations
Patent applications and USPTO patent grants for Terada; Yutaka.The latest application filed is for "bonded structure, method for manufacturing the same, and bonding state detection method".
Company Profile
0.27.18
- Terada; Yutaka - Yawata JP
- Terada; Yutaka - Tokyo JP
- Terada; Yutaka - Osaka JP
- Terada; Yutaka - Hirakata JP
- Terada, Yutaka - Hirakata-shi JP
- Terada, Yutaka - Yokohama-shi JP
Patent Activity
| Patent | Date |
|---|---|
| Submersible pump Grant D954,111 - Torimoto , et al. June 7, 2 | 2022-06-07 |
| Bonded structure, method for manufacturing the same, and bonding state detection method Grant 10,345,515 - Saito , et al. July 9, 2 | 2019-07-09 |
| Bonded Structure, Method For Manufacturing The Same, And Bonding State Detection Method App 20170341340 - SAITO; Nozomi ; et al. | 2017-11-30 |
| Semiconductor memory device with a selection transistor having same shape and size as a memory cell transistor Grant 9,240,221 - Terada , et al. January 19, 2 | 2016-01-19 |
| Semiconductor memory device Grant 8,811,078 - Terada , et al. August 19, 2 | 2014-08-19 |
| Semiconductor Memory Device App 20140071730 - TERADA; Yutaka ; et al. | 2014-03-13 |
| Semiconductor Memory Device App 20120243315 - TERADA; Yutaka ; et al. | 2012-09-27 |
| Electronic equipment system and semiconductor integrated circuit controller Grant 8,072,832 - Agata , et al. December 6, 2 | 2011-12-06 |
| Electronic Equipment System And Semiconductor Integrated Circuit Controller App 20110007595 - AGATA; Yasuhiro ; et al. | 2011-01-13 |
| Semiconductor integrated circuit Grant 7,692,955 - Terada , et al. April 6, 2 | 2010-04-06 |
| Semiconductor Memory Device App 20090180306 - Terada; Yutaka ; et al. | 2009-07-16 |
| Semiconductor Integrated Circuit App 20080253171 - Terada; Yutaka ; et al. | 2008-10-16 |
| Semiconductor memory device App 20070241370 - Terada; Yutaka | 2007-10-18 |
| Semiconductor memory Grant 7,254,088 - Kurumada , et al. August 7, 2 | 2007-08-07 |
| Memory circuit and method of generating the same Grant 7,187,573 - Terada , et al. March 6, 2 | 2007-03-06 |
| Input circuit and output circuit Grant 7,149,267 - Terada , et al. December 12, 2 | 2006-12-12 |
| Semiconductor memory App 20060126420 - Kurumada; Marefusa ; et al. | 2006-06-15 |
| Memory circuit and method of generating the same App 20050128818 - Terada, Yutaka ; et al. | 2005-06-16 |
| Input circuit and output circuit App 20050094426 - Terada, Yutaka ; et al. | 2005-05-05 |
| Memory macro and semiconductor integrated circuit Grant 6,831,356 - Terada , et al. December 14, 2 | 2004-12-14 |
| Input circuit and output circuit Grant 6,829,316 - Terada , et al. December 7, 2 | 2004-12-07 |
| Automatic wire electrode feeder for wire electric discharge machining devices Grant 6,787,727 - Yamada , et al. September 7, 2 | 2004-09-07 |
| Memory macro and semiconductor integrated circuit App 20040093456 - Terada, Yutaka ; et al. | 2004-05-13 |
| Multiport semiconductor memory with different current-carrying capability between read ports and write ports Grant 6,711,086 - Terada March 23, 2 | 2004-03-23 |
| Automatic wire supply system of wire cut electrodischarge machine Grant 6,698,639 - Otomo , et al. March 2, 2 | 2004-03-02 |
| Data transferring device Grant 6,633,588 - Yoshida , et al. October 14, 2 | 2003-10-14 |
| Network unit with power saving mode inhibit based on interconnection relationship to neighboring nodes which is stored on the unit Grant 6,604,201 - Takahashi , et al. August 5, 2 | 2003-08-05 |
| Multiport semiconductor memory App 20030076731 - Terada, Yutaka | 2003-04-24 |
| Automatic wire electrode feeder for wire electric discharge machining devices App 20030010753 - Yamada, Hisashi ; et al. | 2003-01-16 |
| Voltage level detection circuit and voltage level detection method App 20020047729 - Hirata, Takashi ; et al. | 2002-04-25 |
| Offsetting comparator device and comparator circuit App 20020041197 - Yamauchi, Hiroyuki ; et al. | 2002-04-11 |
| Market transaction automatic contracting apparatus and market transaction automatic contracting system App 20020002528 - Terada, Yutaka ; et al. | 2002-01-03 |
| Output driver with current compensation circuit for variation of common mode voltage Grant 6,329,843 - Hirata , et al. December 11, 2 | 2001-12-11 |
| Semiconductor integrated circuit realizing electrical interface App 20010032328 - Terada, Yutaka ; et al. | 2001-10-18 |
| Common mode bias generator Grant 6,262,568 - Komatsu , et al. July 17, 2 | 2001-07-17 |
| Common mode bias generator App 20010007418 - Komatsu, Yoshihide ; et al. | 2001-07-12 |
| Circuit and method for determining level of differential signal Grant 6,255,863 - Yamauchi , et al. July 3, 2 | 2001-07-03 |
| Semiconductor device capable of cutting off a leakage current in a defective array section and method thereof Grant 6,246,627 - Yamauchi , et al. June 12, 2 | 2001-06-12 |
| Time counting circuit, pulse converting circuit and FM demodulating circuit Grant 6,172,557 - Terada , et al. January 9, 2 | 2001-01-09 |
| Memory access buffer and reordering apparatus using priorities Grant 6,145,065 - Takahashi , et al. November 7, 2 | 2000-11-07 |
| Semiconductor integrated circuit, system, and method for reducing a skew between a clock signal and a data signal Grant 6,121,815 - Terada , et al. September 19, 2 | 2000-09-19 |
| Semiconductor memory Grant 6,009,024 - Hirata , et al. December 28, 1 | 1999-12-28 |
| Semiconductor integrated circuit Grant 5,933,384 - Terada , et al. August 3, 1 | 1999-08-03 |
| Time counting circuit and counter circuit Grant 5,835,552 - Kusumoto , et al. November 10, 1 | 1998-11-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 