loadpatents
Patent applications and USPTO patent grants for Teene; Andres.The latest application filed is for "method for tracing paths within a circuit".
Patent | Date |
---|---|
Method for identifying memory bit cells and connections Grant 7,570,539 - Teene August 4, 2 | 2009-08-04 |
Method for tracing paths within a circuit Grant 7,299,431 - Teene November 20, 2 | 2007-11-20 |
Method for tracing paths within a circuit App 20060200787 - Teene; Andres | 2006-09-07 |
Method for identifying memory bit cells and connections App 20060193192 - Teene; Andres | 2006-08-31 |
Method of generating a physical netlist for a hierarchical integrated circuit design Grant 7,003,753 - Teene February 21, 2 | 2006-02-21 |
Method of generating a physical netlist for a hierarchical integrated circuit design App 20050108672 - Teene, Andres | 2005-05-19 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.