TATGE; Reid E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for TATGE; Reid E..The latest application filed is for "pipeline protection for cpus with save and restore of intermediate results".

Company Profile

1.12.7

TATGE; Reid E. - Los Altos CA
Tatge; Reid E. - Missouri City TX
Tatge; Reid E. - Richmond TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Pipeline Protection for CPUs With Save and Restore of Intermediate Results App 20220188121 - ANDERSON; Timothy D. ; et al.	2022-06-16
Pipeline protection for CPUs with save and restore of intermediate results Grant 11,269,650 - Anderson , et al. March 8, 2	2022-03-08
Optimized Result Writeback and Mode Switching for CPUs with Software Controlled Pipeline Protection App 20200210198 - ANDERSON; Timothy D. ; et al.	2020-07-02
Method for design of programmable data processors Grant 7,886,255 - Simar, Jr. , et al. February 8, 2	2011-02-08
Method for Design of Programmable Data Processors App 20080177996 - Simar; Laurence Ray ; et al.	2008-07-24
Register allocation and code spilling using interference graph coloring Grant 7,240,344 - Tatge , et al. July 3, 2	2007-07-03
Method of generating profile-optimized code Grant 6,922,829 - Ward , et al. July 26, 2	2005-07-26
Microprocessor with an instruction immediately next to a branch instruction for adding a constant to a program counter Grant 6,889,320 - Davis , et al. May 3, 2	2005-05-03
Register allocation and code spilling using interference graph coloring App 20050039175 - Tatge, Reid E. ; et al.	2005-02-17
User interface for making compiler tradeoffs Grant 6,718,544 - Humphreys , et al. April 6, 2	2004-04-06
Processing devices with improved addressing capabilties systems and methods App 20040044874 - Leach, Jerald G. ; et al.	2004-03-04
Processing devices with improved addressing capabilities systems and methods Grant 6,625,719 - Leach , et al. September 23, 2	2003-09-23
Processing devices with improved addressing capabilities systems and methods App 20030056081 - Leach, Jerald G. ; et al.	2003-03-20
Processor with conditional execution of every instruction Grant 6,374,346 - Seshan , et al. April 16, 2	2002-04-16
Method of generating profile-optimized code App 20010032332 - Ward, Alan S. ; et al.	2001-10-18
Devices and systems with parallel logic unit operable on data memory locations Grant 5,829,054 - Ehlig , et al. October 27, 1	1998-10-27
Processing devices with improved addressing capabilities, systems and methods Grant 5,751,991 - Leach , et al. May 12, 1	1998-05-12
Processing devices with improved addressing capabilities, systems and methods Grant 5,305,446 - Leach , et al. April 19, 1	1994-04-19
Method of returning a data structure from a callee function to a caller function for the C programming language Grant 5,293,630 - Tatge , et al. March 8, 1	1994-03-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.