Tarabbia; Marc

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tarabbia; Marc.The latest application filed is for "semiconductor device with transistor local interconnects".

Company Profile

6.24.22

Tarabbia; Marc - Pleasant Valley NY
Tarabbia; Marc - Austin TX
- Pleasant Valley NY US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device with transistor local interconnects Grant 11,444,031 - Rashed , et al. September 13, 2	2022-09-13
Semiconductor Device With Transistor Local Interconnects App 20210013150 - Rashed; Mahbub ; et al.	2021-01-14
Semiconductor device with transistor local interconnects Grant 10,833,018 - Rashed , et al. November 10, 2	2020-11-10
Semiconductor Device With Transistor Local Interconnects App 20190326219 - Rashed; Mahbub ; et al.	2019-10-24
Semiconductor Device With Transistor Local Interconnects App 20160268204 - Rashed; Mahbub ; et al.	2016-09-15
Semiconductor device with transistor local interconnects Grant 9,355,910 - Rashed , et al. May 31, 2	2016-05-31
Forming a low votage antifuse device and resulting device Grant 9,177,963 - Mittal , et al. November 3, 2	2015-11-03
Methods of forming bipolar devices and an integrated circuit product containing such bipolar devices Grant 9,087,706 - Ciavatti , et al. July 21, 2	2015-07-21
Forming finfet cell with fin tip and resulting device Grant 9,059,093 - Tarabbia , et al. June 16, 2	2015-06-16
Forming A Low Votage Antifuse Device And Resulting Device App 20150137258 - MITTAL; Anurag ; et al.	2015-05-21
Forming Finfet Cell With Fin Tip And Resulting Device App 20150137203 - TARABBIA; Marc ; et al.	2015-05-21
Power rail layout for dense standard cell library Grant 9,026,977 - Tarabbia , et al. May 5, 2	2015-05-05
Methods Of Forming Bipolar Devices And An Integrated Circuit Product Containing Such Bipolar Devices App 20150108580 - Ciavatti; Jerome ; et al.	2015-04-23
Cross-coupling based design using diffusion contact structures Grant 8,987,128 - Rashed , et al. March 24, 2	2015-03-24
Contact power rail Grant 8,987,816 - Stephens , et al. March 24, 2	2015-03-24
Methods of forming bipolar devices and an integrated circuit product containing such bipolar devices Grant 8,975,130 - Ciavatti , et al. March 10, 2	2015-03-10
Power Rail Layout For Dense Standard Cell Library App 20150052494 - TARABBIA; Marc ; et al.	2015-02-19
Contact Power Rail App 20150035052 - STEPHENS; Jason ; et al.	2015-02-05
Methods Of Forming Bipolar Devices And An Integrated Circuit Product Containing Such Bipolar Devices App 20150001634 - Ciavatti; Jerome ; et al.	2015-01-01
Locally optimized coloring for cleaning lithographic hotspots Grant 8,869,075 - Sun , et al. October 21, 2	2014-10-21
Via non-standard limiting parameters Grant 8,793,627 - Stephens , et al. July 29, 2	2014-07-29
Locally Optimized Coloring For Cleaning Lithographic Hotspots App 20140173533 - Sun; Yuyang ; et al.	2014-06-19
Integrated circuits having a continuous active area and methods for fabricating same Grant 8,736,061 - Johnson , et al. May 27, 2	2014-05-27
Cross-coupling Based Design Using Diffusion Contact Structures App 20140027918 - Rashed; Mahbub ; et al.	2014-01-30
Semiconductor Devices Formed On A Continuous Active Region With An Isolating Conductive Structure Positioned Between Such Semiconductor Devices, And Methods Of Making Same App 20140001563 - Rashed; Mahbub ; et al.	2014-01-02
Semiconductor devices formed on a continuous active region with an isolating conductive structure positioned between such semiconductor devices, and methods of making same Grant 8,618,607 - Rashed , et al. December 31, 2	2013-12-31
Semiconductor devices formed on a continuous active region with an isolating conductive structure positioned between such semiconductor devices, and methods of making same Grant 08618607 -	2013-12-31
Integrated Circuits Having A Continuous Active Area And Methods For Fabricating Same App 20130328205 - Johnson; Frank ; et al.	2013-12-12
Semiconductor device having contact layer providing electrical connections Grant 8,598,633 - Tarabbia , et al. December 3, 2	2013-12-03
Semiconductor device with transistor local interconnects Grant 8,581,348 - Rashed , et al. November 12, 2	2013-11-12
Semiconductor Device App 20130181289 - Tarabbia; Marc ; et al.	2013-07-18
Semiconductor Device With Transistor Local Interconnects App 20130146982 - Rashed; Mahbub ; et al.	2013-06-13
Semiconductor Device With Transistor Local Interconnects App 20130146986 - Rashed; Mahbub ; et al.	2013-06-13
Thyristor-based semiconductor memory device and its method of manufacture Grant 7,157,342 - Tarabbia , et al. January 2, 2	2007-01-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.