loadpatents
name:-0.011893033981323
name:-0.012501001358032
name:-0.0043480396270752
Tanuma; Yasuhiko Patent Filings

Tanuma; Yasuhiko

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tanuma; Yasuhiko.The latest application filed is for "routing for power signals including a redistribution layer".

Company Profile
4.10.12
  • Tanuma; Yasuhiko - Kanagawa JP
  • Tanuma; Yasuhiko - Tokyo JP
  • Tanuma; Yasuhiko - Sagamihara JP
  • Tanuma; Yasuhiko - Musashino JP
  • Tanuma, Yasuhiko - Kichijojikitamachi JP
  • Tanuma, Yasuhiko - Kawasaki JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus comprising antifuse cells
Grant 11,244,942 - Ishii , et al. February 8, 2
2022-02-08
Routing for power signals including a redistribution layer
Grant 11,176,970 - Hamada , et al. November 16, 2
2021-11-16
Apparatuses and methods for semiconductor circuit layout
Grant 11,101,265 - Tanuma , et al. August 24, 2
2021-08-24
Routing for power signals including a redistribution layer
Grant 10,811,059 - Hamada , et al. October 20, 2
2020-10-20
Routing For Power Signals Including A Redistribution Layer
App 20200321034 - Hamada; Takayori ;   et al.
2020-10-08
Routing For Power Signals Including A Redistribution Layer
App 20200312380 - Hamada; Takayori ;   et al.
2020-10-01
Apparatuses And Methods For Semiconductor Circuit Layout
App 20190348493 - Tanuma; Yasuhiko ;   et al.
2019-11-14
Apparatus Comprising Antifuse Cells
App 20190267368 - Ishii; Toshinao ;   et al.
2019-08-29
Apparatuses and methods for semiconductor circuit layout
Grant 10,367,053 - Tanuma , et al. July 30, 2
2019-07-30
Apparatus comprising antifuse cells
Grant 10,332,873 - Ishii , et al.
2019-06-25
Apparatus Comprising Antifuse Cells
App 20180358356 - Ishii; Toshinao ;   et al.
2018-12-13
Apparatuses And Methods For Semiconductor Circuit Layout
App 20180175017 - Tanuma; Yasuhiko ;   et al.
2018-06-21
Apparatuses and methods for semiconductor circuit layout
Grant 9,929,135 - Tanuma , et al. March 27, 2
2018-03-27
Apparatuses And Methods For Semiconductor Circuit Layout
App 20170256529 - Tanuma; Yasuhiko ;   et al.
2017-09-07
Semiconductor Device Having Compensation Capacitors For Stabilizing Operation Voltage
App 20130242683 - TANUMA; Yasuhiko ;   et al.
2013-09-19
Semiconductor device and its control method
Grant 7,821,833 - Tanuma , et al. October 26, 2
2010-10-26
Semiconductor device and its control method
Grant 7,729,170 - Tanuma , et al. June 1, 2
2010-06-01
Semiconductor device and its control method
App 20090034335 - Tanuma; Yasuhiko ;   et al.
2009-02-05
Semiconductor device and its control method
App 20090016109 - Tanuma; Yasuhiko ;   et al.
2009-01-15
Semiconductor device and its control method
Grant 7,450,434 - Tanuma , et al. November 11, 2
2008-11-11
Semiconductor device and its control method
App 20050254299 - Tanuma, Yasuhiko ;   et al.
2005-11-17
Nonvolatile semiconductor memory device achieving shorter erasure time
App 20020141243 - Yoneda, Takayuki ;   et al.
2002-10-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed