Tam; Honkai

Patent Applications and Registrations

Patent applications and USPTO patent grants for Tam; Honkai.The latest application filed is for "low-latency context switch systems and methods".

Company Profile

1.17.15

Tam; Honkai - Cupertino CA
Tam; Honkai - Redwood City CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Low-latency Context Switch Systems And Methods App 20220270567 - Chou; Jim C. ; et al.	2022-08-25
Low-latency context switch systems and methods Grant 11,335,296 - Chou , et al. May 17, 2	2022-05-17
Angular detection using sum of absolute difference statistics systems and methods Grant 11,321,813 - Chou , et al. May 3, 2	2022-05-03
Angular Detection Using Sum Of Absolute Difference Statistics Systems And Methods App 20200043140 - Chou; Jim C. ; et al.	2020-02-06
Fast static rotator/shifter with non two's complemented decode and fast mask generation Grant 9,015,216 - Tam April 21, 2	2015-04-21
Low power scannable latch Grant 8,493,118 - Tam , et al. July 23, 2	2013-07-23
Processor employing split scheduler in which near, low latency operation dependencies are tracked separate from other operation dependencies Grant 8,364,936 - Beaumont-Smith , et al. January 29, 2	2013-01-29
Split Scheduler App 20120290818 - Beaumont-Smith; Andrew J. ; et al.	2012-11-15
Processor employing split scheduler in which near, low latency operation dependencies are tracked separate from other operation dependencies Grant 8,255,671 - Beaumont-Smith , et al. August 28, 2	2012-08-28
Low Power Scannable Latch App 20120079334 - Tam; Honkai ; et al.	2012-03-29
Fast Static Rotator/Shifter with Non Two's Complemented Decode and Fast Mask Generation App 20120005458 - Tam; Honkai	2012-01-05
Fast static rotator/shifter with non two's complemented decode and fast mask generation Grant 8,041,755 - Tam October 18, 2	2011-10-18
Low latency flop circuit Grant 8,026,754 - Trivedi , et al. September 27, 2	2011-09-27
Fast modular zero sum and ones sum determination Grant 8,015,230 - Tam September 6, 2	2011-09-06
Keeperless fully complementary static selection circuit Grant 8,014,211 - Hess , et al. September 6, 2	2011-09-06
Multiple threshold voltage register file cell Grant 7,990,780 - Tam , et al. August 2, 2	2011-08-02
Keeperless Fully Complementary Static Selection Circuit App 20100309731 - Hess; Greg M. ; et al.	2010-12-09
Multiple Threshold Voltage Register File Cell App 20100214815 - Tam; Honkai ; et al.	2010-08-26
Low Latency Flop Circuit App 20100207677 - Trivedi; Pradeep R. ; et al.	2010-08-19
Split Scheduler App 20100162262 - Beaumont-Smith; Andrew J. ; et al.	2010-06-24
Static 4:2 Compressor with Fast Sum and Carryout App 20090063609 - Tam; Honkai	2009-03-05
Fast Static Rotator/Shifter with Non Two's Complemented Decode and Fast Mask Generation App 20080307204 - Tam; Honkai	2008-12-11
Fast Modular Zero Sum and Ones Sum Determination App 20080307031 - Tam; Honkai	2008-12-11
Combined multiplex or/flop Grant 7,245,150 - Goel , et al. July 17, 2	2007-07-17
Combined multiplexor/flop App 20070139075 - Goel; Rajat ; et al.	2007-06-21
System and method for providing a fast and power efficient jam latch Grant 7,042,262 - Tam , et al. May 9, 2	2006-05-09
Ultra-fast adder Grant 6,957,245 - Tam October 18, 2	2005-10-18
System and method for providing a fast and power efficient jam latch App 20050093603 - Tam, Honkai ; et al.	2005-05-05
Ultra-fast adder App 20030145034 - Tam, Honkai	2003-07-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.