Takehiro; Shinobu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Takehiro; Shinobu.The latest application filed is for "semiconductor device and method of manufacturing the same".

Company Profile

0.8.7

Takehiro; Shinobu - Tokyo JP
Takehiro; Shinobu - Miyagi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device having double diffused MOS transistors with varied on/off threshold voltages, and method of manufacturing the same Grant 8,207,579 - Takehiro June 26, 2	2012-06-26
Semiconductor device and method of manufacturing the same App 20100181616 - Takehiro; Shinobu	2010-07-22
Semiconductor device and fabrication method with etch stop film below active layer Grant 7,176,071 - Takehiro February 13, 2	2007-02-13
LSI device having core and interface regions with SOI layers of different thickness Grant 7,087,967 - Mori , et al. August 8, 2	2006-08-08
Method for manufacturing a MOS transistor Grant 6,936,503 - Takehiro August 30, 2	2005-08-30
Semiconductor device and fabrication method with etch stop film below active layer App 20050082614 - Takehiro, Shinobu	2005-04-21
Semiconductor device and fabrication method with etch stop film below active layer Grant 6,838,733 - Takehiro January 4, 2	2005-01-04
Method of fabricating a semiconductor device Grant 6,794,240 - Takehiro September 21, 2	2004-09-21
Semiconductor device and fabrication method with etch stop film below active layer App 20040075139 - Takehiro, Shinobu	2004-04-22
LSI device and manufacturing method of the above App 20040070032 - Mori, Toru ; et al.	2004-04-15
Method for manufacturing a MOS transistor App 20030235965 - Takehiro, Shinobu	2003-12-25
Method of fabricating a semiconductor device App 20030129797 - Takehiro, Shinobu	2003-07-10
Method of fabricating a semiconductor device App 20020115251 - Takehiro, Shinobu	2002-08-22
Method for manufacturing a MOS transistor having multi-layered gate oxide Grant 6,284,580 - Takehiro September 4, 2	2001-09-04
Fabricating method for semiconductor device Grant 6,284,587 - Yamauchi , et al. September 4, 2	2001-09-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.