loadpatents
name:-0.023077964782715
name:-0.018821954727173
name:-0.011541843414307
Takefman; Michael L. Patent Filings

Takefman; Michael L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Takefman; Michael L..The latest application filed is for "system and method for providing a configurable timing control for a memory system".

Company Profile
11.18.22
  • Takefman; Michael L. - Nepean CA
  • Takefman; Michael L. - Napean CA
  • Takefman; Michael L. - Ottawa CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System and method of interfacing co-processors and input/output devices via a main memory system
Grant 11,422,749 - Takefman , et al. August 23, 2
2022-08-23
System And Method For Providing A Configurable Timing Control For A Memory System
App 20210407561 - Takefman; Michael L. ;   et al.
2021-12-30
System And Method Of Interfacing Co-processors And Input/output Devices Via A Main Memory System
App 20210318835 - Takefman; Michael L. ;   et al.
2021-10-14
System and method for implementing a multi-threaded device driver in a computer system
Grant 11,061,841 - Trojanowski , et al. July 13, 2
2021-07-13
System and method for providing a configurable timing control for a memory system
Grant 11,062,743 - Takefman , et al. July 13, 2
2021-07-13
System and method of interfacing co-processors and input/output devices via a main memory system
Grant 10,942,682 - Takefman , et al. March 9, 2
2021-03-09
System And Method Of Interfacing Co-processors And Input/output Devices Via A Main Memory System
App 20210011661 - Takefman; Michael L. ;   et al.
2021-01-14
System And Method For Implementing A Multi-threaded Device Driver In A Computer System
App 20210004341 - Trojanowski; Bart ;   et al.
2021-01-07
System And Method For Providing A Configurable Timing Control For A Memory System
App 20200265876 - TAKEFMAN; MICHAEL L. ;   et al.
2020-08-20
System and method of interfacing co-processors and input/output devices via a main memory system
Grant 10,725,704 - Takefman , et al.
2020-07-28
System and method for implementing a multi-threaded device driver in a computer system
Grant 10,719,466 - Trojanowski , et al.
2020-07-21
System and method for providing a configurable timing control for a memory system
Grant 10,580,465 - Takefman , et al.
2020-03-03
System And Method Of Interfacing Co-processors And Input/output Devices Via A Main Memory System
App 20190212948 - TAKEFMAN; Michael L. ;   et al.
2019-07-11
System And Method For Implementing A Multi-threaded Device Driver In A Computer System
App 20190065420 - Trojanowski; Bart ;   et al.
2019-02-28
System And Method For Providing A Configurable Timing Control For A Memory System
App 20190043541 - TAKEFMAN; MICHAEL L. ;   et al.
2019-02-07
System and method of interfacing co-processors and input/output devices via a main memory system
Grant 10,168,954 - Takefman , et al. J
2019-01-01
System and method for providing an address cache for memory map learning
Grant 9,779,020 - Takefman , et al. October 3, 2
2017-10-03
System and method for unlocking additional functions of a module
Grant 9,575,908 - Takefman , et al. February 21, 2
2017-02-21
System and method for providing a command buffer in a memory system
Grant 9,552,175 - Takefman , et al. January 24, 2
2017-01-24
System And Method Of Interfacing Co-processors And Input/output Devices Via A Main Memory System
App 20160378404 - TAKEFMAN; MICHAEL L. ;   et al.
2016-12-29
System And Method For Offsetting The Data Buffer Latency Of A Device Implementing A Jedec Standard Ddr-4 Lrdimm Chipset
App 20160371204 - Takefman; Michael L. ;   et al.
2016-12-22
System and method for offsetting the data buffer latency of a device implementing a JEDEC standard DDR-4 LRDIMM chipset
Grant 9,449,651 - Takefman , et al. September 20, 2
2016-09-20
System and method of interfacing co-processors and input/output devices via a main memory system
Grant 9,444,495 - Takefman , et al. September 13, 2
2016-09-13
System And Method For Implementing A Multi-threaded Device Driver In A Computer System
App 20160041933 - Trojanowski; Bart ;   et al.
2016-02-11
System And Method For Mirroring A Volatile Memory Of A Computer System
App 20160041917 - Trojanowski; Bart ;   et al.
2016-02-11
System And Method For Booting From A Non-volatile Memory
App 20150347151 - Takefman; Michael L. ;   et al.
2015-12-03
System And Method Of Accessing And Controlling A Co-processor And/or Input/output Device Via Remote Direct Memory Access
App 20150326684 - Takefman; Michael L. ;   et al.
2015-11-12
System And Method Of Implementing An Object Storage Device On A Computer Main Memory System
App 20150324281 - Takefman; Michael L. ;   et al.
2015-11-12
System And Method For Providing A Configurable Timing Control For A Memory System
App 20150310898 - TAKEFMAN; MICHAEL L. ;   et al.
2015-10-29
System and Method of Interfacing Co-Processors and Input/Output Devices via a Main Memory System
App 20150309959 - Takefman; Michael L. ;   et al.
2015-10-29
System and Method for Offsetting The Data Buffer Latency of a Device Implementing a JEDEC Standard DDR-4 LRDIMM Chipset
App 20150294698 - Takefman; Michael L. ;   et al.
2015-10-15
System and method of interfacing co-processors and input/output devices via a main memory system
Grant 8,972,805 - Takefman , et al. March 3, 2
2015-03-03
System And Method For Providing An Address Cache For Memory Map Learning
App 20140237157 - Takefman; Michael L. ;   et al.
2014-08-21
System And Method For Providing A Command Buffer In A Memory System
App 20140237205 - Takefman; Michael L. ;   et al.
2014-08-21
System and Method of Interfacing Co-Processors and Input/Output Devices via a Main Memory System
App 20140223262 - Takefman; Michael L. ;   et al.
2014-08-07
System and method of interfacing co-processors and input/output devices via a main memory system
Grant 8,713,379 - Takefman , et al. April 29, 2
2014-04-29
System And Method Of Interfacing Co-processors And Input/output Devices Via A Main Memory System
App 20120204079 - Takefman; Michael L. ;   et al.
2012-08-09
Method of encoding data for transmission
Grant 5,835,036 - Takefman November 10, 1
1998-11-10
Predictive historical cache memory
Grant 5,285,527 - Crick , et al. February 8, 1
1994-02-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed