Takeda; Fujio

Patent Applications and Registrations

Patent applications and USPTO patent grants for Takeda; Fujio.The latest application filed is for "processing system with low power wake-up pad".

Company Profile

0.10.8

Takeda; Fujio - Austin TX US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Processing system with low power wake-up pad Grant 9,494,987 - Tran , et al. November 15, 2	2016-11-15
Processing System With Low Power Wake-up Pad App 20150153811 - TRAN; DZUNG T. ; et al.	2015-06-04
Controller for controlling a source current to a memory cell, processing system and methods for use therewith Grant 7,359,254 - Takeda April 15, 2	2008-04-15
Memory, processing system and methods for use therewith Grant 7,301,826 - Takeda November 27, 2	2007-11-27
Controller for controlling a source current to a memory cell, processing system and methods for use therewith App 20070147139 - Takeda; Fujio	2007-06-28
Memory, processing system and methods for use therewith App 20070109890 - Takeda; Fujio	2007-05-17
Memory, processing system and methods for use therewith Grant 7,212,458 - Takeda May 1, 2	2007-05-01
Memory, Processing System And Methods For Use Therewith App 20070091700 - Takeda; Fujio	2007-04-26
ESD protection circuit Grant 7,164,565 - Takeda January 16, 2	2007-01-16
Programmable driver for use in a multiple function handheld device App 20040212399 - Mulligan, Daniel ; et al.	2004-10-28
ESD protection circuit App 20040109271 - Takeda, Fujio	2004-06-10
Output Buffer Having A Pre-driver Transition Controller App 20020149401 - Hall, Geoffrey B. ; et al.	2002-10-17
Output buffer having a pre-driver transition controller Grant 6,459,325 - Hall , et al. October 1, 2	2002-10-01
Electrostatic discharge (ESD) protection circuit Grant 6,385,021 - Takeda , et al. May 7, 2	2002-05-07
Electrostatic discharge circuit Grant 6,327,126 - Miller , et al. December 4, 2	2001-12-04
Method and apparatus for precharging bitlines in a nonvolatile memory Grant 6,021,072 - Takeda , et al. February 1, 2	2000-02-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.