Takada; Tomoji

Patent Applications and Registrations

Patent applications and USPTO patent grants for Takada; Tomoji.The latest application filed is for "semiconductor memory device with memory cell having charge accumulation layer and control gate and memory system".

Company Profile

0.6.6

Takada; Tomoji - Kawasaki JP
Takada; Tomoji - Kawasaki-shi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of writing data into semiconductor memory and memory controller Grant 8,341,333 - Takada December 25, 2	2012-12-25
Semiconductor memory device with memory cell having charge accumulation layer and control gate and memory system Grant 8,098,523 - Tsuji , et al. January 17, 2	2012-01-17
Method for controlling semiconductor storage device comprising memory cells each configured to hold multi-bit data, and memory card provided with semiconductor storage device Grant 8,089,806 - Takada January 3, 2	2012-01-03
Semiconductor memory repairing a defective bit and semiconductor memory system Grant 7,864,578 - Takada January 4, 2	2011-01-04
Semiconductor Memory Device With Memory Cell Having Charge Accumulation Layer And Control Gate And Memory System App 20100271876 - TSUJI; Hidetaka ; et al.	2010-10-28
Semiconductor memory device with memory cell having charge accumulation layer and control gate and memory system Grant 7,773,417 - Tsuji , et al. August 10, 2	2010-08-10
Semiconductor Memory Repairing A Defective Bit And Semiconductor Memory System App 20090323417 - Takada; Tomoji	2009-12-31
Method Of Writing Data Into Semiconductor Memory And Memory Controller App 20090316490 - Takada; Tomoji	2009-12-24
Method for Controlling Semiconductor Storage Device Comprising Memory Cells Each Configured To Hold Multi-Bit Data, And Memory Card Provided With Semiconductor Storage Device App 20090180318 - TAKADA; Tomoji	2009-07-16
Method for controlling semiconductor storage device comprising memory cells each configured to hold multi-bit data, and memory card provided with semiconductor storage device Grant 7,515,466 - Takada April 7, 2	2009-04-07
Semiconductor Memory Device With Memory Cell Having Charge Accumulation Layer And Control Gate And Memory System App 20090010057 - TSUJI; HIDETAKA ; et al.	2009-01-08
Method For Controlling Semiconductor Storage Device Comprising Memory Cells Each Configured To Hold Multi-bit Data, And Memory Card Provided With Semiconductor Storage Device App 20070245098 - Takada; Tomoji	2007-10-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.